Patent US7030356B2 successfully refreshed from Google Patents.
US7030356B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
CMOS imager for pointing and tracking applications
Assignee: California Institute of Technology
•
Filing: 2002-12-16
•
Granted: 2006-04-18
•
Expires: 2022-12-16
Abstract
Abstract Systems and techniques to realize pointing and tracking applications with CMOS imaging devices. In general, in one implementation, the technique includes: sampling multiple rows and multiple columns of an active pixel sensor array into a memory array (e.g., an on-chip memory array), and reading out the multiple rows and multiple columns sampled in the memory array to provide image data with reduced motion artifact. Various operation modes may be provided, including TDS, CDS, CQS, a tracking mode to read out multiple windows, and/or a mode employing a sample-first-read-later readout scheme. The tracking mode can take advantage of a diagonal switch array. The diagonal switch array, the active pixel sensor array and the memory array can be integrated onto a single imager chip with a controller. This imager device can be part of a larger imaging system for both space-based applications and terrestrial applications.
Inventors
- 👤 Bedabrata Pain
- 👤 Chao Sun
- 👤 Guang Yang
- 👤 Julie B. Heynssens
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-10 01:30
CPC Classifications
H; H04; H04N; H04N25/00; H04N25/40; H04N25/44; H04N25/443; H04N25/47; H04N25/70; H04N25/76; H04N25/7795
Claims Analysis
Total Claims: 43
Claim 1
Independent Claim
72 words
An integrated semiconductor device comprising: an active pixel sensor array; a diagonal switch array coupled with the active pixel sensor array; a memory array coupled with the diagonal switch array; a readout block coupled with the memory array; and a controller configurable to operate the diagonal switch array, the memory array, and the readout block in a tracking mode to read out two or more windows in the active pixel sensor array.
Claim 2
Dependent Claim
72 words
An integrated semiconductor device comprising: an active pixel sensor array; a diagonal switch array coupled with the active pixel sensor array; a memory array coupled with the diagonal switch array; a readout block coupled with the memory array; and a controller configurable to operate the diagonal switch array, the memory array, and the readout block in a tracking mode to read out two or more windows in the active pixel sensor array.
Claim 3
Dependent Claim
28 words
The device of claim 1 , the controller being further configurable to operate the diagonal switch array, the memory array, and the readout block in a second mode.
Claim 4
Dependent Claim
29 words
The device of claim 2 , wherein the tracking mode employs a sample-first-read-later readout scheme, and the second mode comprises a full-frame mode that employs a row-at-a-time readout scheme.
Claim 5
Dependent Claim
38 words
The device of claim 2 , wherein the controller operates the diagonal switch array, the memory array, and the readout block in the tracking mode to effect correlated double sampling of pixels in the active pixel sensor array.
Claim 6
Dependent Claim
18 words
The device of claim 4 , wherein the pixels in the active pixel sensor array comprise photodiode pixels.
Claim 7
Dependent Claim
31 words
The device of claim 5 , wherein the memory array comprises a memory array configured to handle two separate windows at a time, with a total of eight windows per frame.
Claim 8
Dependent Claim
15 words
The device of claim 6 , wherein a window size comprises a programmable window size.
Claim 9
Dependent Claim
33 words
The device of claim 5 , wherein the diagonal switch array comprises one or more low-power, programmable diagonal switch arrays configurable to route a pixel common to two windows into separate memory elements.
Claim 10
Dependent Claim
17 words
The device of claim 5 , wherein the active pixel sensor array comprises a symmetric pixel array.
Claim 11
Dependent Claim
11 words
The device of claim 5 , further comprising an A/D converter.
Claim 12
Dependent Claim
15 words
The device of claim 10 , wherein the readout block comprises a capacitative transimpedance amplifier.
Claim 13
Independent Claim
122 words
A method comprising: sampling multiple rows and multiple columns of an active pixel sensor array into an on-chip analog memory array; and reading out the multiple rows and multiple columns sampled in the on-chip memory array to provide image data with reduced motion artifact; wherein said sampling multiple rows and multiple columns comprises sampling multiple arbitrarily placed windows in the active pixel sensor array; and wherein said sampling multiple arbitrarily placed windows comprises sampling in a first of two or more operation modes, the first operation mode comprising a tracking mode having low power operation based at least in part on drawing current for sampling only on pixels from the active pixel sensor array that fall in the multiple arbitrarily placed windows.
Claim 14
Independent Claim
122 words
A method comprising: sampling multiple rows and multiple columns of an active pixel sensor array into an on-chip analog memory array; and reading out the multiple rows and multiple columns sampled in the on-chip memory array to provide image data with reduced motion artifact; wherein said sampling multiple rows and multiple columns comprises sampling multiple arbitrarily placed windows in the active pixel sensor array; and wherein said sampling multiple arbitrarily placed windows comprises sampling in a first of two or more operation modes, the first operation mode comprising a tracking mode having low power operation based at least in part on drawing current for sampling only on pixels from the active pixel sensor array that fall in the multiple arbitrarily placed windows.
Claim 15
Dependent Claim
28 words
The method of claim 12 , wherein sampling multiple rows and multiple columns comprises sampling reset and signal levels of photodiode pixels in the active pixel sensor array.
Claim 16
Dependent Claim
27 words
The method of claim 13 , wherein reading out the multiple rows and multiple columns comprises performing correlated double sampling using the sampled reset and signal levels.
Claim 17
Dependent Claim
54 words
The method of claim 12 , wherein sampling multiple arbitrarily placed window further comprises sampling reset and signal levels of photodiode pixels such that correlated signals fall on adjacent capacitor blocks in the on-chip analog memory array, the adjacent capacitor blocks being laid out in a common centroid fashion to reduce fixed pattern noise.
Claim 18
Dependent Claim
25 words
The method of claim 15 , wherein reading out the multiple rows and multiple columns comprises performing correlated double sampling for the arbitrarily placed windows.
Claim 19
Dependent Claim
25 words
The method of claim 15 , wherein reading out the multiple rows and multiple columns comprises performing correlated quadruple sampling for the arbitrarily placed windows.
Claim 20
Dependent Claim
67 words
An imaging system comprising: an active pixel sensor array; a memory array coupled with the active pixel sensor array; a readout block coupled with the memory array; and a controller configurable to operate the memory array, the readout block in multiple modes, including a first mode employing a sample-first-read-later readout scheme, and a diagonal switch array coupled between the active pixel sensor array and the memory array.
Claim 21
Dependent Claim
67 words
An imaging system comprising: an active pixel sensor array; a memory array coupled with the active pixel sensor array; a readout block coupled with the memory array; and a controller configurable to operate the memory array, the readout block in multiple modes, including a first mode employing a sample-first-read-later readout scheme, and a diagonal switch array coupled between the active pixel sensor array and the memory array.
Claim 22
Dependent Claim
26 words
The imaging system of claim 18 , wherein the first mode allows readout of multiple windows in the active pixel sensor array using a single command.
Claim 23
Dependent Claim
21 words
The imaging system of claim 19 , wherein the controller comprises a memory controller, a row controller, and a column controller.
Claim 24
Dependent Claim
18 words
The imaging system of claim 19 , wherein the multiple windows comprise two or more arbitrarily placed windows.
Claim 25
Dependent Claim
15 words
The imaging system of claim 19 , wherein the multiple windows have a programmable size.
Claim 26
Dependent Claim
32 words
The imaging system of claim 19 , wherein a second mode of the multiple modes allows readout of up to two windows in the active pixel sensor array using another single command.
Claim 27
Dependent Claim
24 words
The imaging system of claim 19 , wherein the diagonal switch array comprises a low-power diagonal switch array when used with the first mode.
Claim 28
Dependent Claim
38 words
The imaging system of claim 18 , the controller being further configurable to operate the memory array, and the readout block in the first mode to effect correlated double sampling of pixels in the active pixel sensor array.
Claim 29
Dependent Claim
38 words
The imaging system of claim 25 , the controller being further configurable to operate the memory array, and the readout block in the first mode to effect correlated quadruple sampling of pixels in the active pixel sensor array.
Claim 30
Dependent Claim
44 words
The imaging system of claim 18 , wherein the memory array comprises adjacent capacitors in a common centroid layout, and the controller arranges correlated values on the adjacent capacitors to reduce fixed pattern noise when performing correlated sampling of signal levels and reset levels.
Claim 31
Dependent Claim
110 words
An imaging system comprising: an active pixel sensor array; a memory array coupled with the active pixel sensor array; a readout block coupled with the memory array; and a controller configurable to operate the memory array, and the readout block in multiple modes, including a first mode employing a sample-first-read-later readout scheme, and wherein the memory array comprises adjacent capacitors in a common centroid layout, and the controller arranges correlated values on the adjacent capacitors to reduce fixed pattern noise when performing correlated sampling of signal levels and reset levels, and wherein the active pixel sensor array comprises a photodiode array, each photodiode having a common photo-conversion and sense node.
Claim 32
Dependent Claim
110 words
An imaging system comprising: an active pixel sensor array; a memory array coupled with the active pixel sensor array; a readout block coupled with the memory array; and a controller configurable to operate the memory array, and the readout block in multiple modes, including a first mode employing a sample-first-read-later readout scheme, and wherein the memory array comprises adjacent capacitors in a common centroid layout, and the controller arranges correlated values on the adjacent capacitors to reduce fixed pattern noise when performing correlated sampling of signal levels and reset levels, and wherein the active pixel sensor array comprises a photodiode array, each photodiode having a common photo-conversion and sense node.
Claim 33
Dependent Claim
19 words
The imaging system of claim 28 , wherein the active pixel sensor array further comprises a symmetric pixel array.
Claim 34
Dependent Claim
12 words
The imaging system of claim 29 , further comprising an A/D converter.
Claim 35
Dependent Claim
16 words
The imaging system of claim 30 , wherein the readout block comprises a capacitative transimpedance amplifier.
Claim 36
Dependent Claim
42 words
The imaging system of claim 30 , further comprising a star-tracker system in communication with an active pixel sensor system comprising the active pixel sensor array, a diagonal switch array, the memory array, the readout block, the A/D converter, and the controller.
Claim 37
Dependent Claim
86 words
An integrated semiconductor device comprising: an active pixel sensor array; a memory array coupled with the active pixel sensor array; a readout block coupled with the memory array; and a controller configurable to operate the memory array and the readout block to perform four-point correlated double sampling, wherein the controller operates the memory array and the readout block to perform four-point correlated double sampling by placing correlated signals on adjacent capacitor blocks that have been laid out in the memory array in a common centroid fashion.
Claim 38
Dependent Claim
86 words
An integrated semiconductor device comprising: an active pixel sensor array; a memory array coupled with the active pixel sensor array; a readout block coupled with the memory array; and a controller configurable to operate the memory array and the readout block to perform four-point correlated double sampling, wherein the controller operates the memory array and the readout block to perform four-point correlated double sampling by placing correlated signals on adjacent capacitor blocks that have been laid out in the memory array in a common centroid fashion.
Claim 39
Dependent Claim
26 words
The device of claim 33 , the controller being further configurable to operate the memory array and the readout block to perform two-point correlated double sampling.
Claim 40
Dependent Claim
86 words
An integrated semiconductor device comprising: an active pixel sensor array; a memory array coupled with the active pixel sensor array; a readout block coupled with the memory array; and a controller configurable to operate the memory array and the readout block to perform four-point correlated double sampling, wherein the controller operates the memory array and the readout block to perform four-point correlated double sampling by placing differential signals on capacitor blocks in the memory array such that only one subtraction is used for each four samples.
Claim 41
Dependent Claim
86 words
An integrated semiconductor device comprising: an active pixel sensor array; a memory array coupled with the active pixel sensor array; a readout block coupled with the memory array; and a controller configurable to operate the memory array and the readout block to perform four-point correlated double sampling, wherein the controller operates the memory array and the readout block to perform four-point correlated double sampling by placing differential signals on capacitor blocks in the memory array such that only one subtraction is used for each four samples.
Claim 42
Dependent Claim
98 words
An integrated semiconductor device comprising: an active pixel sensor array; a memory array coupled with the active pixel sensor array; a readout block coupled with the memory array; a controller configurable to operate the memory array and the readout block to perform four-point correlated double sampling, and a diagonal switch array coupled between the active pixel sensor array and the memory array, wherein the controller is further configurable to operate the diagonal switch array, the memory array, and the readout block in a tracking mode to read out multiple windows per frame in the active pixel sensor array.
Claim 43
Dependent Claim
98 words
An integrated semiconductor device comprising: an active pixel sensor array; a memory array coupled with the active pixel sensor array; a readout block coupled with the memory array; a controller configurable to operate the memory array and the readout block to perform four-point correlated double sampling, and a diagonal switch array coupled between the active pixel sensor array and the memory array, wherein the controller is further configurable to operate the diagonal switch array, the memory array, and the readout block in a tracking mode to read out multiple windows per frame in the active pixel sensor array.
References Cited (Backward Citations)
US4262258A
Cited
US4786831A
Cited
US4890267A
Cited
US5175802A
Cited
US5648642A
Cited
US5463388A
Cited
US5471515A
Cited
US5867152A
Cited
US5835141A
Cited
US5576763A
Cited
US5825352A
Cited
US5693946A
Cited
US6058223A
Cited
US6476860B1
Cited
US5962844A
Cited
US5854100A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2009-04-17 | 2009-10-17 | 2010-04-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2013-04-17 | 2013-10-17 | 2014-04-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2017-04-17 | 2017-10-17 | 2018-04-18 | $7700.00 | Window Closed / Lapsed |