US7023079B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Stacked semiconductor chip package
Assignee: Advanced Semiconductor Engineering Inc
•
Filing: 2002-03-01
•
Granted: 2006-04-04
•
Expires: 2022-03-01
Abstract
Abstract The present invention relates to a stacked semiconductor chip package comprising a substrate, a first chip, a plate, and a second chip The first chip is mounted on the substrate. The second chip comprises two opposed longitudinal sides defining a first length. The plate is mounted between the first chip and the second chip, and connects the first chip and the second chip. Corresponding to the two longitudinal sides of the second chip, the plate has two opposed longitudinal sides defining a second length. The second length is larger than the first length to expose the opposed longitudinal sides of the plate. An overflow adhesive portion is formed between the plate and the second chip, and the overflow adhesive portion exposes on the plate. Therefore, the testing instrument can detect the size of the overflow adhesive portion and the thickness of the adhesive layer so as to control the quality of the stacked semiconductor chip package. The adhesion strength between the stacked chip and the plate can be augmented to raise the reliability of the stacked semiconductor chip package product.
Inventors
- 👤 Sung-Fei Wang
- 👤 Tsung-Ming Pai
- 👤 Kuang-Hui Chen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 11:42
CPC Classifications
H; H10; H10W; H10W76/00; H10W76/40; H10W90/00; H10W72/00; H10W72/071; H10W72/075; H10W72/30; H10W72/381; H10W72/50; H10W72/551; H10W72/851; H10W72/874; H10W72/884; H10W72/90; H10W72/951; H10W90/20; H10W90/231; H10W90/24; H10W90/701; H10W90/731; H10W90/732; H10W90/751; H10W90/754
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
165 words
A stacked semiconductor chip package comprising: a substrate having a top surface; a first chip on the top surface of the substrate and electrically connected to the substrate; a second chip disposed above the first chip and electrically connected to the substrate and having two opposed longitudinal sides defining a first length; and a plate between the first chip and the second chip, physically connected to the first chip and the second chip directly by adhesive, and having two opposed longitudinal sides corresponding to the two longitudinal sides of the second chip, the plate defining a second length, the second length being larger than the first length to expose the opposed longitudinal sides of the plate and to expose the adhesive between the plate and the second chip, wherein the portion of the plate under the second chip is wrapped in the adhesive, and the adhesive is exposed at the corner formed by the plate and second chip along the longitudinal side of the plate.
Claim 2
Dependent Claim
165 words
A stacked semiconductor chip package comprising: a substrate having a top surface; a first chip on the top surface of the substrate and electrically connected to the substrate; a second chip disposed above the first chip and electrically connected to the substrate and having two opposed longitudinal sides defining a first length; and a plate between the first chip and the second chip, physically connected to the first chip and the second chip directly by adhesive, and having two opposed longitudinal sides corresponding to the two longitudinal sides of the second chip, the plate defining a second length, the second length being larger than the first length to expose the opposed longitudinal sides of the plate and to expose the adhesive between the plate and the second chip, wherein the portion of the plate under the second chip is wrapped in the adhesive, and the adhesive is exposed at the corner formed by the plate and second chip along the longitudinal side of the plate.
Claim 3
Dependent Claim
198 words
A stacked semiconductor chip package comprising: a substrate having a top surface; a first chip on the top surface of the substrate and electrically connected to the substrate; a second chip disposed above the first chip and electrically connected to the substrate and having two opposed longitudinal sides defining a first length; and a plate between the first chip and the second chip, connected to the first chip and the second chip, and having two opposed longitudinal sides corresponding to the two longitudinal sides of the second chip, the plate defining a second length, the second length being larger than the first length to expose the opposed longitudinal sides of the plate and to expose a adhesive layer formed between the plate and, the second chip, wherein the portion of the plate under the second chip is wrapped in the adhesive layer, and the adhesive layer is exposed at the corner formed by the plate and second chip along the longitudinal side of the plate, wherein corresponding to the two longitudinal sides of the second chip, the first chip has two opposed longitudinal sides defining a third length, and the third length is larger than the second length.
Claim 4
Dependent Claim
198 words
A stacked semiconductor chip package comprising: a substrate having a top surface; a first chip on the top surface of the substrate and electrically connected to the substrate; a second chip disposed above the first chip and electrically connected to the substrate and having two opposed longitudinal sides defining a first length; and a plate between the first chip and the second chip, connected to the first chip and the second chip, and having two opposed longitudinal sides corresponding to the two longitudinal sides of the second chip, the plate defining a second length, the second length being larger than the first length to expose the opposed longitudinal sides of the plate and to expose a adhesive layer formed between the plate and, the second chip, wherein the portion of the plate under the second chip is wrapped in the adhesive layer, and the adhesive layer is exposed at the corner formed by the plate and second chip along the longitudinal side of the plate, wherein corresponding to the two longitudinal sides of the second chip, the first chip has two opposed longitudinal sides defining a third length, and the third length is larger than the second length.
Claim 5
Dependent Claim
55 words
The stacked semiconductor chip package according to claim 2 , wherein corresponding to the two longitudinal sides of the second chip, the second chip further has two opposed transverse sides defining a first width, the plate further has two opposed transverse sides defining a second width, the second width is smaller than the first width.
Claim 6
Dependent Claim
34 words
The stacked semiconductor chip package according to claim 3 , wherein the first chip further has two opposed transverse sides defining a third width, and the second width is smaller than the third width.
Claim 7
Dependent Claim
210 words
A stacked semiconductor chip package comprising: a substrate having a top surface; a first chip on the top surface of the substrate and electrically connected to the substrate; a second chip disposed above the first chip and electrically connected to the substrate and having two opposed longitudinal sides defining a first length; and a plate between the first chip and the second chip, connected to the first chip and the second chip, and having two opposed longitudinal sides corresponding to the two longitudinal sides of the second chip, the plate defining a second length, the second length being larger than the first length to expose the opposed longitudinal sides of the plate and to expose a adhesive layer formed between the plate and the second chip, wherein the portion of the plate under the second chip is wrapped in the adhesive layer, and the adhesive layer is exposed at the corner formed by the plate and second chip along the longitudinal side of the plate, wherein corresponding to the two longitudinal sides of the second chip, the second chip further has two opposed transverse sides defining a first width, the plate further has two opposed transverse sides defining a second width, the second width is smaller than the first width.
Claim 8
Dependent Claim
210 words
A stacked semiconductor chip package comprising: a substrate having a top surface; a first chip on the top surface of the substrate and electrically connected to the substrate; a second chip disposed above the first chip and electrically connected to the substrate and having two opposed longitudinal sides defining a first length; and a plate between the first chip and the second chip, connected to the first chip and the second chip, and having two opposed longitudinal sides corresponding to the two longitudinal sides of the second chip, the plate defining a second length, the second length being larger than the first length to expose the opposed longitudinal sides of the plate and to expose a adhesive layer formed between the plate and the second chip, wherein the portion of the plate under the second chip is wrapped in the adhesive layer, and the adhesive layer is exposed at the corner formed by the plate and second chip along the longitudinal side of the plate, wherein corresponding to the two longitudinal sides of the second chip, the second chip further has two opposed transverse sides defining a first width, the plate further has two opposed transverse sides defining a second width, the second width is smaller than the first width.
Claim 9
Dependent Claim
34 words
The stacked semiconductor chi package according to claim 5 , wherein the first chip further has two opposed transverse sides defining a third width, and the second width is smaller than the third width.
References Cited (Backward Citations)
JPS60130854A
Cited
JPH03109760A
Cited
JPH0456262A
Cited
US5323060A
Cited
US5366933A
Cited
US5448511A
Cited
US6160218A
Cited
US6005778A
Cited
US6563205B1
Cited
US5861666A
Cited
US5894165A
Cited
US6072243A
Cited
US6025648A
Cited
US6118184A
Cited
US6351028B1
Cited
US20010042863A1
Cited
US6774473B1
Cited
US6693350B2
Cited
US20010008306A1
Cited
US6252305B1
Cited
US6593662B1
Cited
US6340846B1
Cited
US6583512B2
Cited
US6740970B2
Cited
US20020175401A1
Cited
US6650006B2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2009-04-03 | 2009-10-03 | 2010-04-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2013-04-03 | 2013-10-03 | 2014-04-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2017-04-03 | 2017-10-03 | 2018-04-04 | $7700.00 | Window Closed / Lapsed |