US6943604B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Device and method for correcting the duty cycle of a clock signal
Assignee: Polaris Innovations Ltd
•
Filing: 2004-04-29
•
Granted: 2005-09-13
•
Expires: 2024-04-29
Abstract
Abstract A device for correcting the duty cycle of a clock signal with a duty cycle modifying device which receives a clock signal and a complementary clock signal, which comprises a delay device for both clock signals, and which is adapted to generate a clock signal and a complementary clock signal with corrected duty cycle. The invention also relates to a corresponding method for correcting the duty cycle of a clock signal and may preferably be used to correct the duty cycle of the system clock input in a DDR-SDRAM device in order that an ideal duty cycle of 50 percent is achieved in the memory chip during the processing thereof to a data strobe. As compared to previous similar devices and methods, the invention thus enables, with DDR-SDRAM devices, a more precise reading out of the data from the devices to the system associated with the devices.
Inventors
- 👤 Alessandro Minzoni
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 11:20
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/22; G11C7/222; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/4076; G11C7/10; G11C7/1072; H; H03; H03K; H03K5/00; H03K5/156; H03K5/1565
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
336 words
A device for correcting the duty cycle of a clock signal, comprising: a duty cycle modifying device receiving a clock signal whose duty cycle is to be corrected, and a clock signal complementary to the clock signal, wherein the duty cycle modifying device comprises: a delay device for the clock signal and the complementary clock signal by which a variable delay of the corresponding clock signal can be adjusted, and wherein the duty cycle modifying device is adapted to generate at an output a clock signal with corrected duty cycle and a complementary clock signal with corrected duty cycle; and a duty cycle determining device that receives the clock signal with corrected duty cycle and the complementary clock signal with corrected duty cycle from the duty cycle modifying device and examines the clock signals, and adapts the clock signals to generate a correction signal that indicates whether the current duty cycle of the clock signal with corrected duty cycle and of the complementary clock signal with corrected duty cycle deviates from a predetermined desired duty cycle, wherein the correction signal controls the delay device of the duty cycle modifying device such that the variable delays are adjusted such that the desired duty cycle is achieved, and wherein the duty cycle determining device comprises: an orientation device and a difference determining device, with the orientation device being designed such that it is adapted to orientate the rising or falling edges of the clock signal with corrected duty cycle and of the complementary clock signal with corrected duty cycle such that they coincide in time, and to feed the orientated clock signals with corrected duty cycle to the difference determining device which is designed such that it is adapted to determine whether there is a difference in time between the durations of the H-levels or of the L-levels of the orientated clock signals, so that, in the case of a difference, a corresponding correction signal can be sent to the delay device of the duty cycle modifying device.
Claim 2
Independent Claim
336 words
A device for correcting the duty cycle of a clock signal, comprising: a duty cycle modifying device receiving a clock signal whose duty cycle is to be corrected, and a clock signal complementary to the clock signal, wherein the duty cycle modifying device comprises: a delay device for the clock signal and the complementary clock signal by which a variable delay of the corresponding clock signal can be adjusted, and wherein the duty cycle modifying device is adapted to generate at an output a clock signal with corrected duty cycle and a complementary clock signal with corrected duty cycle; and a duty cycle determining device that receives the clock signal with corrected duty cycle and the complementary clock signal with corrected duty cycle from the duty cycle modifying device and examines the clock signals, and adapts the clock signals to generate a correction signal that indicates whether the current duty cycle of the clock signal with corrected duty cycle and of the complementary clock signal with corrected duty cycle deviates from a predetermined desired duty cycle, wherein the correction signal controls the delay device of the duty cycle modifying device such that the variable delays are adjusted such that the desired duty cycle is achieved, and wherein the duty cycle determining device comprises: an orientation device and a difference determining device, with the orientation device being designed such that it is adapted to orientate the rising or falling edges of the clock signal with corrected duty cycle and of the complementary clock signal with corrected duty cycle such that they coincide in time, and to feed the orientated clock signals with corrected duty cycle to the difference determining device which is designed such that it is adapted to determine whether there is a difference in time between the durations of the H-levels or of the L-levels of the orientated clock signals, so that, in the case of a difference, a corresponding correction signal can be sent to the delay device of the duty cycle modifying device.
Claim 3
Dependent Claim
21 words
The device according to claim 1 , wherein the difference determining device includes a phase detector or a phase frequency detector.
Claim 4
Independent Claim
159 words
The device according to claims 1 , wherein the orientation device comprises a phase detector and a delay device with variable delay which receives the complementary clock signal with corrected duty cycle from the duty cycle modifying device and outputs a delayed complementary clock signal with corrected duty cycle to the difference determining device and to the phase detector which compares the clock signal with respect to phases with the clock signal with corrected duty cycle received from the duty cycle modifying device and which outputs at the output a signal with variable delay to the delay device, by means of which the delay of the complementary clock signal with corrected duty cycle is corrected such that the rising or falling edges of the clock signal with corrected duty cycle output by the orientation device to the difference determining device and of the delayed clock signal with corrected duty cycle are orientated in time with respect to one another.
Claim 5
Dependent Claim
18 words
The device according to claim 1 , the device being designed in a form of an integrated circuit.
Claim 6
Dependent Claim
27 words
The device according to claim 4 , wherein the received clock signal and the received complementary clock signal originate from a processor connected with the integrated circuit.
Claim 7
Dependent Claim
16 words
The device according to claim 1 , wherein the desired predetermined duty cycle is 50 percent.
Claim 8
Dependent Claim
110 words
The device according to claim 1 , wherein the duty cycle modifying device comprises a duty cycle recovery device that is connected to follow the delay device, the duty cycle recovery device being designed such that, when an edge of a first delayed clock signal occurs, an edge of the first clock signal with recovered duty cycle and an edge of a second complementary clock signal with recovered duty cycle is generated and, when an edge of the first delayed complementary clock signal occurs, an edge of the second clock signal with recovered duty cycle and an edge of the first complementary clock signal with recovered duty cycle is generated.
Claim 9
Dependent Claim
331 words
A semiconductor memory, comprising: a device having a duty cycle modifying device receiving a clock signal whose duty cycle is to be corrected, and a clock signal complementary to the clock signal, wherein the duty cycle modifying device comprises: a delay device for the clock signal and the complementary clock signal by which a variable delay of the corresponding clock signal can be adjusted, and wherein the duty cycle modifying device is adapted to generate at an output a clock signal with corrected duty cycle and a complementary clock signal with corrected duty cycle; and a duty cycle determining device that receives the clock signal with corrected duty cycle and the complementary clock signal with corrected duty cycle from the duty cycle modifying device and examines the clock signals, and adapts the clock signals to generate a correction signal that indicates whether the current duty cycle of the clock signal with corrected duty cycle and of the complementary clock signal with corrected duty cycle deviates from a predetermined desired duty cycle, wherein the correction signal controls the delay device of the duty cycle modifying device such that the variable delays are adjusted such that the desired duty cycle is achieved, and wherein the duty cycle determining device comprises: an orientation device and a difference determining device, with the orientation device being designed such that it is adapted to orientate the rising or falling edges of the clock signal with corrected duty cycle and of the complementary clock signal with corrected duty cycle such that they coincide in time, and to feed the orientated clock signals with corrected duty cycle to the difference determining device which is designed such that it is adapted to determine whether there is a difference in time between the durations of the H-levels or of the L-levels of the orientated clock signals, so that, in the case of a difference, a corresponding correction signal can be sent to the delay device of the duty cycle modifying device.
Claim 10
Dependent Claim
331 words
A semiconductor memory, comprising: a device having a duty cycle modifying device receiving a clock signal whose duty cycle is to be corrected, and a clock signal complementary to the clock signal, wherein the duty cycle modifying device comprises: a delay device for the clock signal and the complementary clock signal by which a variable delay of the corresponding clock signal can be adjusted, and wherein the duty cycle modifying device is adapted to generate at an output a clock signal with corrected duty cycle and a complementary clock signal with corrected duty cycle; and a duty cycle determining device that receives the clock signal with corrected duty cycle and the complementary clock signal with corrected duty cycle from the duty cycle modifying device and examines the clock signals, and adapts the clock signals to generate a correction signal that indicates whether the current duty cycle of the clock signal with corrected duty cycle and of the complementary clock signal with corrected duty cycle deviates from a predetermined desired duty cycle, wherein the correction signal controls the delay device of the duty cycle modifying device such that the variable delays are adjusted such that the desired duty cycle is achieved, and wherein the duty cycle determining device comprises: an orientation device and a difference determining device, with the orientation device being designed such that it is adapted to orientate the rising or falling edges of the clock signal with corrected duty cycle and of the complementary clock signal with corrected duty cycle such that they coincide in time, and to feed the orientated clock signals with corrected duty cycle to the difference determining device which is designed such that it is adapted to determine whether there is a difference in time between the durations of the H-levels or of the L-levels of the orientated clock signals, so that, in the case of a difference, a corresponding correction signal can be sent to the delay device of the duty cycle modifying device.
Claim 11
Dependent Claim
14 words
The semiconductor memory according to claims 8 , the semiconductor memory being a DDR-SDRAM.
Claim 12
Dependent Claim
35 words
The semiconductor memory according to claim 8 , the semiconductor memory including a receiver by means of which the clock signal and the complementary clock signal are received on the chip of the semiconductor memory.
Claim 13
Independent Claim
194 words
A method for correcting the duty cycle of a clock signal, comprising: correcting a clock signal whose duty cycle and receiving a clock signal complementary to the clock signal, the clock signal and the complementary clock signal delayed by a variably adjustable delay time; generating a clock signal with corrected duty cycle and a complementary clock signal with corrected duty cycle from the delayed clock signals, the clock signal with corrected duty cycle and the complementary clock signal with corrected duty cycle are displaced in time vis-à-vis one another such that rising or falling edges of the clock signal with corrected duty cycle and of the complementary clock signal with corrected duty cycle are orientated such that they coincide in time; detecting using the clock signals orientated in time whether a time difference exists between durations of H-levels or of L-levels of the clock signals, and if a difference is detected, a corresponding correction signal is generated such that the variably adjustable delay times of the clock signal and of the complementary clock signal are adjusted such that the duty cycle of the clock signal with corrected duty cycle reaches a desired predetermined value.
Claim 14
Independent Claim
194 words
A method for correcting the duty cycle of a clock signal, comprising: correcting a clock signal whose duty cycle and receiving a clock signal complementary to the clock signal, the clock signal and the complementary clock signal delayed by a variably adjustable delay time; generating a clock signal with corrected duty cycle and a complementary clock signal with corrected duty cycle from the delayed clock signals, the clock signal with corrected duty cycle and the complementary clock signal with corrected duty cycle are displaced in time vis-à-vis one another such that rising or falling edges of the clock signal with corrected duty cycle and of the complementary clock signal with corrected duty cycle are orientated such that they coincide in time; detecting using the clock signals orientated in time whether a time difference exists between durations of H-levels or of L-levels of the clock signals, and if a difference is detected, a corresponding correction signal is generated such that the variably adjustable delay times of the clock signal and of the complementary clock signal are adjusted such that the duty cycle of the clock signal with corrected duty cycle reaches a desired predetermined value.
Claim 15
Dependent Claim
101 words
The method according to claim 11 , wherein, during generation of the clock signal with corrected duty cycle and the complementary clock signal with corrected duty cycle, when an edge of a first delayed clock signal occurs, an edge of the first clock signal with corrected duty cycle and an edge of a second complementary clock signal with corrected duty cycle is generated and, when an edge of the first delayed complementary clock signal occurs, an edge of the second clock signal with corrected duty cycle and an edge of the first complementary clock signal with corrected duty cycle is generated.
Claim 16
Dependent Claim
16 words
The method according to claim 11 , wherein the desired predetermined duty cycle is 50 percent.
References Cited (Backward Citations)
US5120990A
Cited
US5757218A
Cited
US5777567A
Cited
US6181178B1
Cited
US6448828B2
Cited
US6654900B1
Cited
US6525581B1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2008-09-12 | 2009-03-14 | 2009-09-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2012-09-12 | 2013-03-14 | 2013-09-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2016-09-12 | 2017-03-14 | 2017-09-13 | $7700.00 | Window Closed / Lapsed |