US6842361B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Memory cell, memory circuit block, data writing method and data reading method
Assignee: International Business Machines Corp
•
Filing: 2002-05-28
•
Granted: 2005-01-11
•
Expires: 2022-05-28
Abstract
Abstract An object of the present invention is to provide a memory cell, a memory circuit block, a data writing method, and a data reading method which realize a reduction in the number of metal layers, cost, and the chip size and an increase of production yields and product reliability. A memory cell 12 including a metal line 16 crossing a bit line 14 without contact therewith and a second conductive structure 24 connecting the metal line 16 and a switching element 20 is disclosed. A write driver circuit 26 for driving a write current through the metal line 16 and a ground 28 are connected to the metal line 16 through a switch 30 for selecting the circuit 26 or the ground 28.
Inventors
- 👤 Hisatada Miyatke
- 👤 Toshio Sunaga
- 👤 Kohji Kitamura
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 00:22
CPC Classifications
B; B82; B82Y; B82Y10/00; H; H10; H10B; H10B61/00; H10B61/20; H10B61/22; G; G11; G11C; G11C11/00; G11C11/02; G11C11/16; G11C11/165; G11C11/1653; G11C11/1657; G11C11/1673; G11C11/1675
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
146 words
A memory circuit block comprising: a memory cell comprising: a bit line; a memory element connected to the bit line and including a ferromagnetic layer whose magnetization direction is determined by a direction of a magnetic field generated by a current at least along the bit line; a first switching element; a first conductive structure being so placed that the first conductive structure and the bit line sandwiches the memory element and connecting the memory element to one end of the first switching element; a metal line crossing the bit line without contact therewith; and a second conductive structure connecting the metal line to the other end of the first switching element; a write driver circuit for driving a write current through the metal line; a ground; and a second switching element connected to the metal line for selecting the write driver circuit or the ground.
Claim 2
Dependent Claim
146 words
A memory circuit block comprising: a memory cell comprising: a bit line; a memory element connected to the bit line and including a ferromagnetic layer whose magnetization direction is determined by a direction of a magnetic field generated by a current at least along the bit line; a first switching element; a first conductive structure being so placed that the first conductive structure and the bit line sandwiches the memory element and connecting the memory element to one end of the first switching element; a metal line crossing the bit line without contact therewith; and a second conductive structure connecting the metal line to the other end of the first switching element; a write driver circuit for driving a write current through the metal line; a ground; and a second switching element connected to the metal line for selecting the write driver circuit or the ground.
Claim 3
Dependent Claim
19 words
The memory cell according to claim 1 , wherein said memory element is a magnetic tunnel junction (MTJ) element.
Claim 4
Dependent Claim
44 words
The memory cell according to claim 1 , wherein said first switching element is a metal oxide semiconductor field effect transistor (MOSFET), one end of said first switching element is a drain, and the other end of said first switching element is a source.
Claim 5
Dependent Claim
15 words
A memory circuit block according to claim 1 comprising a plurality of the memory cells.
Claim 6
Dependent Claim
23 words
The memory circuit block according to claim 4 , wherein the bit lines of the adjacent memory cells are connected to each other.
Claim 7
Dependent Claim
23 words
The memory circuit block according to claim 4 , wherein the metal lines of the adjacent memory cells are connected to each other.
Claim 8
Dependent Claim
61 words
The memory circuit block according to claim 4 , comprising: a plurality of the write driver circuits for driving a write current through each of the connected metal lines; a plurality of the grounds; and a plurality of the second switching elements connected to each one end of the connected metal lines for selecting the write driver circuit or the ground.
References Cited (Backward Citations)
US5793697A
Cited
US5991193A
Cited
US6130835A
Cited
US6034887A
Cited
US6005800A
Cited
US20010038554A1
Cited
US6269018B1
Cited
US20010038548A1
Cited
US6324093B1
Cited
US20020036918A1
Cited
US20020044481A1
Cited
US20040047196A1
Cited
US6349054B1
Cited
US20030123282A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2008-01-11 | 2008-07-12 | 2009-01-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2012-01-11 | 2012-07-12 | 2013-01-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2016-01-11 | 2016-07-12 | 2017-01-11 | $7700.00 | Window Closed / Lapsed |