Patent US6740970B2 successfully refreshed from Google Patents.
← Back to Patent Explorer
US6740970B2 Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor device with stack of semiconductor chips

Assignee: Socionext Inc
•
Filing: 2001-10-10
•
Granted: 2004-05-25
•
Expires: 2021-10-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor device is configured of a first semiconductor chip mounted on a substrate, a plate member arranged on the first semiconductor chip, and a second semiconductor chip arranged on the plate member. Bonding wires electrically connect the pads of the first semiconductor chip and the pads of the second semiconductor chip to the pads of the substrate, and a sealing resin seals the first semiconductor chip and the second semiconductor chip. A first portion of the plate member is displaced away from the ends of the first and second semiconductor chips, and a second portion of the plate member extending perpendicular to the first portion, projects outward from the first and second semiconductor chips to be exposed to the outside.

Inventors

  • 👤 Tetsuya Hiraoka
  • 👤 Akira Takashima

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 12:31
CPC Classifications
H; H10; H10W; H10W90/00; H10W74/00; H10W74/10; H10W74/111; H10W74/114; H10W72/00; H10W72/01; H10W72/071; H10W72/075; H10W72/50; H10W72/531; H10W72/536; H10W72/5363; H10W72/5366; H10W72/551; H10W72/851; H10W72/874; H10W72/884; H10W72/90; H10W72/931; H10W72/932; H10W72/951; H10W72/952; H10W90/20; H10W90/22; H10W90/231; H10W90/701; H10W90/731; H10W90/732; H10W90/734; H10W90/751; H10W90/754

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 189 words
A semiconductor device comprising: a substrate having a first plurality of pads and a second plurality of pads; a first semiconductor chip mounted on said substrate and having a third plurality of pads; a plate member arranged on said first semiconductor chip and having an end at an inward position of said first semiconductor chip adjacent to the third plurality of pads; a second semiconductor chip arranged on said plate member and having a fourth plurality of pads; a first structure and a second structure respectively and electrically interconnecting said third plurality of pads with said first plurality of pads and said fourth plurality of pads with said second plurality of pads; and a seal member sealing said first semiconductor chip, said plate member and said second semiconductor chip and having a seal member side surface; wherein said plate member has a first portion covered by said first and second semiconductor chips, and a second portion protruding from said fist and second semiconductor chips and extending through said seal member to the seal member side surface whereby said plate member is exposed to an outside of said seal member.
Claim 2
Dependent Claim 189 words
A semiconductor device comprising: a substrate having a first plurality of pads and a second plurality of pads; a first semiconductor chip mounted on said substrate and having a third plurality of pads; a plate member arranged on said first semiconductor chip and having an end at an inward position of said first semiconductor chip adjacent to the third plurality of pads; a second semiconductor chip arranged on said plate member and having a fourth plurality of pads; a first structure and a second structure respectively and electrically interconnecting said third plurality of pads with said first plurality of pads and said fourth plurality of pads with said second plurality of pads; and a seal member sealing said first semiconductor chip, said plate member and said second semiconductor chip and having a seal member side surface; wherein said plate member has a first portion covered by said first and second semiconductor chips, and a second portion protruding from said fist and second semiconductor chips and extending through said seal member to the seal member side surface whereby said plate member is exposed to an outside of said seal member.
Claim 3
Dependent Claim 21 words
A semiconductor device according to claim 1 , wherein said first structure and said second structure are made of bonding wires.
Claim 4
Dependent Claim 18 words
A semiconductor device according to claim 1 , wherein said plate member comprises a plurality of laminated layers.
Claim 5
Dependent Claim 46 words
A semiconductor device according to claim 1 , wherein said plate member includes a fifth plurality of pads, part of said second structure electrically inter-connecting part of said fourth plurality of pads with part of said second plurality of pads via said fifth plurality of pads.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2007-05-25 2007-11-24 2008-05-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2011-05-25 2011-11-24 2012-05-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2015-05-25 2015-11-24 2016-05-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag