Patent US6617202B2 successfully refreshed from Google Patents.
← Back to Patent Explorer
US6617202B2 Expired / Lapsed US ⏱️ 0.0 years remaining

Method for fabricating a full depletion type SOI device

Assignee: SK Hynix Inc
•
Filing: 2001-06-27
•
Granted: 2003-09-09
•
Expires: 2021-06-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Disclosed is a method for SOI device, and particularly to a method for fabricating a full depletion type SOI device capable of minimizing a change in a threshold voltage of transistor according to a change in a thickness of semiconductor layer. The disclosed method for fabricating a full depletion type SOI device comprises: preparing a SOI wafer having a stack structure consisted of a base substrate, a buried oxide film, and a semiconductor layer, forming a dummy gate on an active region of the semiconductor layer, forming source/drain regions on an active region of the semiconductor layer at both sides of the dummy gate, depositing an insulating layer over the dummy gate and the semiconductor layer, polishing the insulating film using the dummy gate as a polishing stop layer, removing the dummy gate, etching a predetermined thickness of semiconductor layer exposed by removing the dummy gate, growing a delta doped silicon film and a silicon film doped in a low concentration on a remaining part of the semiconductor layer, the total thickness thereof being equal to that of the source/drain regions, and forming a gate having a gate oxide film on the silicon film doped in a low concentration.

Inventors

  • 👤 Jong Wook Lee

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 13:25
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/01; H10D84/0123; H10D30/00; H10D30/60; H10D30/67; H10D30/6757; H10D30/01; H10D30/021; H10D30/031; H10D30/0321; H10D30/0323; H10D84/02; H10D84/03; H10D84/038

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 193 words
A method for fabricating a full depletion type SOI device comprising the steps of: providing a SOI wafer having a stack structure consisting of a base substrate, a buried oxide film, and a semiconductor layer; forming a dummy gate on an active region of the semiconductor layer, the dummy gate having a first side and a second side; forming a source region and a drain region on the active region of the semiconductor layer at the first side and the second side of the dummy gate, respectively; forming an insulating film over the dummy gate and the semiconductor layer; polishing the insulating film using the dummy gate as a polishing stop layer; removing the dummy gate; etching a predetermined thickness of semiconductor layer exposed by the removal of the dummy gate; growing a delta doped silicon film and a silicon film doped in a low concentration on a remaining part of the semiconductor layer, having a total thickness thereof equal to both a thickness of the source region and a thickness of the drain region; and forming a gate having a gate oxide film on the silicon film doped in a low concentration.
Claim 2
Independent Claim 193 words
A method for fabricating a full depletion type SOI device comprising the steps of: providing a SOI wafer having a stack structure consisting of a base substrate, a buried oxide film, and a semiconductor layer; forming a dummy gate on an active region of the semiconductor layer, the dummy gate having a first side and a second side; forming a source region and a drain region on the active region of the semiconductor layer at the first side and the second side of the dummy gate, respectively; forming an insulating film over the dummy gate and the semiconductor layer; polishing the insulating film using the dummy gate as a polishing stop layer; removing the dummy gate; etching a predetermined thickness of semiconductor layer exposed by the removal of the dummy gate; growing a delta doped silicon film and a silicon film doped in a low concentration on a remaining part of the semiconductor layer, having a total thickness thereof equal to both a thickness of the source region and a thickness of the drain region; and forming a gate having a gate oxide film on the silicon film doped in a low concentration.
Claim 3
Dependent Claim 20 words
The method according to claim 1 , wherein the gate oxide film is formed as a low temperature oxide film.
Claim 4
Dependent Claim 25 words
The method according to claim 2 , wherein the low temperature oxide film is Al 2 O 3 film or Ta 2 O 5 film.

References Cited (Backward Citations)

EP0616376A1 Cited
US5438007A Cited
US6225196B1 Cited
US6380013B2 Cited
US6461903B2 Cited
US20020001930A1 Cited
US6465334B1 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2006-09-08 2007-03-10 2007-09-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2010-09-08 2011-03-10 2011-09-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2014-09-08 2015-03-10 2015-09-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag