Patent US6560743B2 successfully refreshed from Google Patents.
US6560743B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Cyclic redundancy checking of a field programmable gate array having a SRAM memory architecture
Assignee: Microsemi SoC Corp
•
Filing: 2000-12-11
•
Granted: 2003-05-06
•
Expires: 2020-12-11
Abstract
Abstract A method for detecting an error in data stored in configuration SRAM and user assignable SRAM in a FPGA comprises the steps of providing a serial data stream into the FPGA from an external source, loading data from the serial data stream into the configuration SRAM in response to address signals generated by row column counters, loading data from the serial data stream into the user assignable SRAM in response to address signals generated by row and column counters, loading a seed and signature from the serial data stream into a cyclic redundancy checking circuit, cycling data out of the configuration SRAM and the user assignable SRAM by the row and column counters; performing error checking on the data that has been cycled out of the configuration SRAM and out of the user assignable SRAM by the cyclic redundancy checking circuit, and generating an error signal when an error is detected by the error checking circuit.
Inventors
- 👤 William C. Plants
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 15:02
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/3185; G01R31/318516; G01R31/318519; G06; G06F; G06F11/00; G06F11/07; G06F11/08; G06F11/10; G06F11/1004
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
132 words
An apparatus for detecting error in data stored in configuration SRAM and user assignable SRAM, said apparatus comprising: a user assignable SRAM configured to receive data from a serial data stream from an external source in response to address signals generated by row and column counters and configured to cycle data out by said row and column counters; a configuration SRAM configured to receive data from said serial data stream in response to address signals generated by row and column counters and configured to cycle data out by said row and column counters; and a cyclic redundancy checking circuit that performs error checking on said data that has been cycled out of said configuration SRAM and out of said user assignable SRAM and generates an error signal when an error is detected.
Claim 2
Independent Claim
132 words
An apparatus for detecting error in data stored in configuration SRAM and user assignable SRAM, said apparatus comprising: a user assignable SRAM configured to receive data from a serial data stream from an external source in response to address signals generated by row and column counters and configured to cycle data out by said row and column counters; a configuration SRAM configured to receive data from said serial data stream in response to address signals generated by row and column counters and configured to cycle data out by said row and column counters; and a cyclic redundancy checking circuit that performs error checking on said data that has been cycled out of said configuration SRAM and out of said user assignable SRAM and generates an error signal when an error is detected.
Claim 3
Dependent Claim
23 words
The apparatus of claim 1 wherein a seed and signature is loaded from said serial data stream into said cyclic redundancy checking circuit.
Claim 4
Dependent Claim
18 words
The apparatus of claim 1 wherein said cyclic redundancy checking circuit comprises a four-bit linear feedback shift register.
Claim 5
Dependent Claim
18 words
The apparatus of claim 1 wherein said cyclic redundancy checking circuit comprises a sixteen-bit linear feedback shift register.
Claim 6
Independent Claim
133 words
An apparatus for detecting an error in a data stream provided for storage in configuration SRAM and user assignable SRAM in an FPGA comprising: a cyclical redundancy checking circuit configured to receive a data stream having a seed and signature from an external source; a configuration SRAM coupled to said cyclical redundancy checking circuit; and a user configurable SRAM coupled between said configuration SRAM and said cyclic redundancy checking circuit wherein said data stream cycles between said user configurable SRAM and said configuration SRAM respectively through said cyclic redundancy checking circuit to perform error checking on said data stream outputted from said configuration SRAM and said user configurable SRAM using said seed and signature and wherein said cyclical redundancy checking circuit is configured to generate an error signal when an error is detected.
Claim 7
Independent Claim
133 words
An apparatus for detecting an error in a data stream provided for storage in configuration SRAM and user assignable SRAM in an FPGA comprising: a cyclical redundancy checking circuit configured to receive a data stream having a seed and signature from an external source; a configuration SRAM coupled to said cyclical redundancy checking circuit; and a user configurable SRAM coupled between said configuration SRAM and said cyclic redundancy checking circuit wherein said data stream cycles between said user configurable SRAM and said configuration SRAM respectively through said cyclic redundancy checking circuit to perform error checking on said data stream outputted from said configuration SRAM and said user configurable SRAM using said seed and signature and wherein said cyclical redundancy checking circuit is configured to generate an error signal when an error is detected.
Claim 8
Dependent Claim
18 words
The apparatus of claim 5 wherein said cyclic redundancy checking circuit comprises a four-bit linear feedback shift register.
Claim 9
Dependent Claim
18 words
The apparatus of claim 5 wherein said cyclic redundancy checking circuit comprises a sixteen-bit linear feedback shift register.
References Cited (Backward Citations)
US4277844A
Cited
US4593393A
Cited
US4758745A
Cited
US4758745B1
Cited
US5222066A
Cited
US5744979A
Cited
US5761140A
Cited
US5611042A
Cited
US5744980A
Cited
US5668947A
Cited
US5931959A
Cited
US6101624A
Cited
US6038627A
Cited
US6049487A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2006-05-05 | 2006-11-04 | 2007-05-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2010-05-05 | 2010-11-04 | 2011-05-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2014-05-05 | 2014-11-04 | 2015-05-06 | $7700.00 | Window Closed / Lapsed |