Patent US6490667B1 successfully refreshed from Google Patents.
US6490667B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Portable electronic medium
Assignee: Toshiba Corp
•
Filing: 2000-09-18
•
Granted: 2002-12-03
•
Expires: 2020-09-18
Abstract
Abstract The present invention is provided with a base board on which wiring is provided, a memory, installed on the base board by soldering, for storing data and a certification key, and a memory control LSI. The memory control LSI is a fabricated as a bare chip incorporating an internal memory for storing data and a certification key, and a control section for controlling the storing of data in the memory and the reproduction of the data from the memory. The bare chip is installed on the base board and covered with sealing resin. The bare chip is connected to the base board by gold wire bonding. The certification key stored in the memory is compared with the certification key stored in the internal memory. Based on the coincidence or non-coincidence between these keys, the control section determines whether or not the memory is an intended one.
Inventors
- 👤 Hidetaka Ikeda
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 10:04
CPC Classifications
G; G06; G06F; G06F21/00; G06F21/70; G06F21/78; G06F21/79
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
256 words
A certification method for checking a portable electronic medium comprising: a base board on which wiring is provided; a first memory, installed on the base board, for storing data; and a control circuit including: a second memory for storing data; and a control section for controlling an operation of storing data in the first memory and an operation of reading the data from the first memory, said second memory and said control section being fabricated as a chip which is installed on the base board and connected to the base board, said second memory further storing, as first-memory-state information, a recording start address at which the first memory has started to store the data at last-time processing, a length of the data stored, and a checksum for the data defined by the recording start address and the length of the data; wherein said certification method includes steps at which: when access is made to the first memory the control section determines a recording start address at which the first memory has started to store the data at the last-time processing and a length of the data stored; calculates a checksum for the data defined by the recording start address and the length of the data, compares the recording start address, the length of the data and the calculated checksum with the recording start address, the length of the data and the checksum, respectively, stored in the second memory as the first-memory state information and verifies the first memory when the start addresses, lengths and checksums coincide.
Claim 2
Dependent Claim
256 words
A certification method for checking a portable electronic medium comprising: a base board on which wiring is provided; a first memory, installed on the base board, for storing data; and a control circuit including: a second memory for storing data; and a control section for controlling an operation of storing data in the first memory and an operation of reading the data from the first memory, said second memory and said control section being fabricated as a chip which is installed on the base board and connected to the base board, said second memory further storing, as first-memory-state information, a recording start address at which the first memory has started to store the data at last-time processing, a length of the data stored, and a checksum for the data defined by the recording start address and the length of the data; wherein said certification method includes steps at which: when access is made to the first memory the control section determines a recording start address at which the first memory has started to store the data at the last-time processing and a length of the data stored; calculates a checksum for the data defined by the recording start address and the length of the data, compares the recording start address, the length of the data and the calculated checksum with the recording start address, the length of the data and the checksum, respectively, stored in the second memory as the first-memory state information and verifies the first memory when the start addresses, lengths and checksums coincide.
Claim 3
Dependent Claim
32 words
A method according to claim 1 , wherein: said first memory is installed on the base board by soldering; and said second memory is a bare chip installed on the base board.
Claim 4
Dependent Claim
16 words
A method according to claim 1 , wherein said first and second memories are nonvolatile memories.
Claim 5
Dependent Claim
31 words
A method according to claim 1 , wherein said first memory is a nonvolatile memory, and said second memory includes a nonvolatile memory portion in which the first-memory-state information are stored.
Claim 6
Dependent Claim
44 words
A method according to claim 1 , wherein: said first memory and said control circuit are installed on one surface of the base board; and an external connection terminal, coated with a hard gold layer, is provided on another surface of the base board.
Claim 7
Dependent Claim
20 words
A method according to claim 1 , wherein said second memory stores a control program for controlling the control section.
Claim 8
Dependent Claim
50 words
A method according to claim 1 , wherein said first-memory-state information include at least one of: information indicating which area of the first memory is used at last-time processing; a verification value used at the end of the last-time processing; and a verification value regarding entity of the first memory.
Claim 9
Dependent Claim
24 words
A method according to claim 7 , wherein said area of the first memory is defined by a start address and a data length.
References Cited (Backward Citations)
US5099516A
Cited
US5266782A
Cited
JPH0553990A
Cited
JPH05265866A
Cited
JPH0744378A
Cited
JPH08202844A
Cited
JPH08287209A
Cited
US5838793A
Cited
US6259773B1
Cited
JPH10244791A
Cited
WO1998058305A1
Cited
EP0911738A2
Cited
JP2000000731A
Cited
JP2000172821A
Cited
JP2000194604A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2005-12-02 | 2006-06-03 | 2006-12-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2009-12-02 | 2010-06-03 | 2010-12-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2013-12-02 | 2014-06-03 | 2014-12-03 | $7700.00 | Window Closed / Lapsed |