Patent US6456144B2 successfully refreshed from Google Patents.
US6456144B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Circuit configuration for mixing an input signal and an oscillator signal with one another
Assignee: Siemens AG
•
Filing: 2001-03-30
•
Granted: 2002-09-24
•
Expires: 2021-03-30
Abstract
Abstract The circuit configuration mixes an input signal with an oscillator signal. A phase splitter with one input and two voltage outputs receives the oscillator signal and carries at its outputs orthogonal oscillator signals, which are phase-shifted through 90° with respect to one another. A first differential amplifier has a voltage input connected to one of the two voltage outputs of the phase splitter. A second differential amplifier has a voltage input connected to the other of the two voltage outputs of the phase splitter and one current output. A first current source controlled by the input signal supplies the first differential amplifier. A second current source that is controlled by the input signal supplies the second differential amplifier. A first phase shifter is connected downstream of the first differential amplifier, and a second phase shifter is connected downstream of the second differential amplifier. An adder device is connected downstream from the first and second differential amplifiers and produces an output signal.
Inventors
- 👤 Stéphane Catala
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 14:18
CPC Classifications
H; H03; H03D; H03D7/00; H03D7/14; H03D7/1425; H03D7/1433; H03D7/1491; H03D7/16; H03D7/165
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
214 words
A circuit configuration for mixing an input signal and an oscillator signal with one another, comprising: a phase splitter having an input receiving an oscillator signal, and first and second voltage outputs carrying orthogonal oscillator signals, phase-shifted through 90° with respect to one another; a first differential amplifier having a voltage input connected to said first voltage output of said phase splitter and a current output; a second differential amplifier having a voltage input connected to said second voltage output of said phase splitter and a current output; a first controllable current source connected to and supplying said first differential amplifier, said first controllable current source receiving and being controlled by the input signal; a second controllable current source connected to and supplying said second differential amplifier, said second controllable current source receiving and being controlled by the input signal; a first phase shifter connected downstream of said first differential amplifier in a signal flow direction, said first phase shifter having a current input and a current output; a second phase shifter connected downstream of said second differential amplifier in the signal flow direction, said second phase shifter having a current input and a current output; and an adder device connected downstream from said first and second differential amplifiers and generating an output signal.
Claim 2
Dependent Claim
214 words
A circuit configuration for mixing an input signal and an oscillator signal with one another, comprising: a phase splitter having an input receiving an oscillator signal, and first and second voltage outputs carrying orthogonal oscillator signals, phase-shifted through 90° with respect to one another; a first differential amplifier having a voltage input connected to said first voltage output of said phase splitter and a current output; a second differential amplifier having a voltage input connected to said second voltage output of said phase splitter and a current output; a first controllable current source connected to and supplying said first differential amplifier, said first controllable current source receiving and being controlled by the input signal; a second controllable current source connected to and supplying said second differential amplifier, said second controllable current source receiving and being controlled by the input signal; a first phase shifter connected downstream of said first differential amplifier in a signal flow direction, said first phase shifter having a current input and a current output; a second phase shifter connected downstream of said second differential amplifier in the signal flow direction, said second phase shifter having a current input and a current output; and an adder device connected downstream from said first and second differential amplifiers and generating an output signal.
Claim 3
Dependent Claim
72 words
The circuit configuration according to claim 1 , wherein each of said first and second phase shifters has one balanced input and one balanced output, each having one inverting and one non-inverting connection; and wherein said inverting connection of said input, said non-inverting connection of said input, said inverting connection of said output, and said non-inverting connection of said output are directly connected and cross-connected via respective two resistors and two capacitors.
Claim 4
Dependent Claim
56 words
The circuit configuration according to claim 1 , wherein said controllable current sources each have: a first constant current source connected in series with the respective said differential amplifier; a second constant current source connected in parallel with the respective said differential amplifier; and an amplifier stage connected in parallel with said first constant current sources.
Claim 5
Dependent Claim
16 words
The circuit configuration according to claim 3 , wherein said amplifier stage has a cascode circuit.
Claim 6
Dependent Claim
16 words
The circuit configuration according to claim 1 , wherein said adder device has a cascode circuit.
Claim 7
Dependent Claim
26 words
The circuit configuration according to claim 3 , wherein said amplifier stage and said adder device have cascode circuits fed from a common reference voltage source.
References Cited (Backward Citations)
US4321549A
Cited
DE3412191A1
Cited
US4663594A
Cited
US4801900A
Cited
EP0434203A2
Cited
DE4114943A1
Cited
US5877643A
Cited
EP0714163A1
Cited
US5661485A
Cited
EP0774832A1
Cited
EP0853374A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2005-09-23 | 2006-03-25 | 2006-09-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2009-09-23 | 2010-03-25 | 2010-09-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2013-09-23 | 2014-03-25 | 2014-09-24 | $7700.00 | Window Closed / Lapsed |