US4801900A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Image reject apparatus for signal synthesis applications
Assignee: Unisys Corp
•
Filing: 1987-12-18
•
Granted: 1989-01-31
•
Expires: 2007-12-18
Abstract
Abstract An image reject apparatus for covering a broad range of signal systhesis frequencies is provided with a digital phase shifter having an input for receiving modulated signals at twice the desired output frequency. A modulator comprising a power divider having a radio frequency (RF) input, a pair of mixers coupled to the outputs of said digital phase shifter and to the outputs from said power divider provides mixer output signals which are combined to produce sum and difference product signals as desired side band signals.
Inventors
- 👤 Vaughn L. Mower
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 14:01
CPC Classifications
H; H03; H03C; H03C1/00; H03C1/52; H03C1/60
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
188 words
An image reject apparatus for producing a broad multiple octave range of signal synthesis frequencies, comprising: digital synthesis input signal means for receiving 2F M frequency signals at twice the desired output sideband frequency, digital phase shifter means coupled to said 2F M digital input signal means for producing a F M digital inphase output signal and a F M digital 90° phase shifted output signal in exact digital quadrature, RF input signal means for receiving F RF frequency signals, power divider means coupled to said F RF input signal means for producing a first and a second power output signal, a first mixer coupled to said first power output signal and to said F M digital 90° phase shifted output signal, a second mixer coupled to said second power output signal and to said F M digital inphase output signal, and means for combining the outputs of said mixers to produce a sum or difference product output signal expressed as (F RF +F M ) and (F RF -F M ) wherein the modulation signal component F M is one-half the input modulation frequency 2F M .
Claim 2
Dependent Claim
188 words
An image reject apparatus for producing a broad multiple octave range of signal synthesis frequencies, comprising: digital synthesis input signal means for receiving 2F M frequency signals at twice the desired output sideband frequency, digital phase shifter means coupled to said 2F M digital input signal means for producing a F M digital inphase output signal and a F M digital 90° phase shifted output signal in exact digital quadrature, RF input signal means for receiving F RF frequency signals, power divider means coupled to said F RF input signal means for producing a first and a second power output signal, a first mixer coupled to said first power output signal and to said F M digital 90° phase shifted output signal, a second mixer coupled to said second power output signal and to said F M digital inphase output signal, and means for combining the outputs of said mixers to produce a sum or difference product output signal expressed as (F RF +F M ) and (F RF -F M ) wherein the modulation signal component F M is one-half the input modulation frequency 2F M .
Claim 3
Dependent Claim
158 words
An image reject apparatus for a broad range of signal synthesis frequencies, comprising: digital synthesis input signal means for receiving 2F M frequency signals, digital phase shifter means coupled to said digital input signal means for producing a digital inphase output signal and a digital 90° phase shifted output signal in exact quadrature relation over said broad range of frequencies, RF input signal means for receiving F RF frequency signals, power divider means coupled to said F RF input signal means for producing a first and a second power output signal, a first mixer coupled to said first power output signal and to said digital 90° phase shifted output signal, a second mixer coupled to said second power output signal and to said digital inphase output signal, and means for combining the outputs of said mixers to produce a sum or difference product output signal expressed as (F RF +F M ) and (F RF -F M ).
Claim 4
Dependent Claim
158 words
An image reject apparatus for a broad range of signal synthesis frequencies, comprising: digital synthesis input signal means for receiving 2F M frequency signals, digital phase shifter means coupled to said digital input signal means for producing a digital inphase output signal and a digital 90° phase shifted output signal in exact quadrature relation over said broad range of frequencies, RF input signal means for receiving F RF frequency signals, power divider means coupled to said F RF input signal means for producing a first and a second power output signal, a first mixer coupled to said first power output signal and to said digital 90° phase shifted output signal, a second mixer coupled to said second power output signal and to said digital inphase output signal, and means for combining the outputs of said mixers to produce a sum or difference product output signal expressed as (F RF +F M ) and (F RF -F M ).
Claim 5
Dependent Claim
21 words
An image reject apparatus as set forth in claim 2 wherein said power divider means comprises an analog 90° phase shifter.
Claim 6
Dependent Claim
20 words
An image reject apparatus as set forth in claim 3 wherein said 90° phase shifter comprises a quadrature hybrid circuit.
Claim 7
Dependent Claim
25 words
An image reject apparatus as set forth in claim 2 wherein said means for combining the outputs of said mixers comprises a quadrature hybrid circuit.
Claim 8
Dependent Claim
42 words
An image reject apparatus as set forth in claim 2 wherein said digital phase shifter comprises a D-type flip flop and an exclusive OR gate coupled to the output of said D-type flip flop and to the digital synthesized input signal means.
Claim 9
Dependent Claim
28 words
An image reject apparatus as set forth in claim 6 wherein said digital synthesized input signal means are coupled to the clock input of said D-type flip flop.
Claim 10
Dependent Claim
30 words
An image reject apparatus as set forth in claim 6 which further includes an equalizing delay gate in series with the digital synthesized input signal to said exclusive OR circuit.
Claim 11
Dependent Claim
35 words
An image reject apparatus as set forth in claim 2 wherein said means for combining the outputs of said mixers comprises a quadrature hybrid circuit for producing both a sum and difference output product signal.
Claim 12
Dependent Claim
37 words
An image reject apparatus as set forth in claim 2 which further includes a pair of cutoff filters in series in said digital inphase and in said digital 90° phase shifted output from said digital phase shifter.
References Cited (Backward Citations)
US3243731A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-01-31 | 1992-08-01 | 1993-01-31 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-01-31 | 1996-08-01 | 1997-01-31 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-01-31 | 2000-08-01 | 2001-01-31 | $7700.00 | Window Closed / Lapsed |