Patent US6483445B1 successfully refreshed from Google Patents.
Patent US6320668B1 successfully refreshed from Google Patents.
Patent US6452589B1 successfully refreshed from Google Patents.
US6452589B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Pixel buffer circuits for implementing improved methods of displaying grey-scale or color images
Assignee: Intel Corp
•
Filing: 1998-07-21
•
Granted: 2002-09-17
•
Expires: 2018-07-21
Abstract
Abstract A device such as a display device or a spatial light modulator can store pixel data in a plurality of small circuits coupled to pixel mirrors and simultaneously drive these pixel mirrors a frame at a time. This device is particularly beneficial for implementing improved image quality techniques which can convert binary images to grey-scale images and/or separate red, green and blue images into color images and displaying those images using the natural process of integration which occurs when a person views images at sufficiently high rates.
Inventors
- 👤 Douglas J. McKnight
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 16:34
CPC Classifications
G; G06; G06T; G06T3/00; G06T3/40; G09; G09G; G09G3/00; G09G3/20; G09G3/2007; G09G3/2018; G09G3/2022; G09G3/34; G09G3/36; G09G3/3611; G09G3/3648; G09G3/3659; G09G2300/00; G09G2300/08; G09G2300/0809; G09G2300/0814; G09G2300/0823; G09G2300/0828; G09G2300/0842; G09G2300/0847; G09G2300/0857; G09G2310/00; G09G2310/02; G09G2310/0235; G09G2310/0243; G09G2310/0251; G09G2320/00; G09G2320/02; G09G2320/0233; G09G2320/0247; G09G2320/0266; G09G2320/06; G09G2320/0626; G09G2320/0633; G09G2320/064; G09G3/2011; G09G3/2014; G09G3/2033; G09G3/2037; G09G3/3406
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
118 words
A display device comprising: a substrate; a pixel array arranged on said substrate comprising a plurality of pixels, wherein each of said pixels comprises: a pixel electrode; a driving circuit coupled to said pixel electrode for switching a data signal to said pixel electrode at a present pixel value; and at least three storage devices contained within said driving circuit, wherein each of said at least three storage devices stores future pixel values corresponding to one of three colors while said pixel electrode is at said present pixel value; and a processor coupled to said pixel array, said processor controlling the transfer of said future pixel values from said at least three storage devices to said pixel electrode.
Claim 2
Dependent Claim
118 words
A display device comprising: a substrate; a pixel array arranged on said substrate comprising a plurality of pixels, wherein each of said pixels comprises: a pixel electrode; a driving circuit coupled to said pixel electrode for switching a data signal to said pixel electrode at a present pixel value; and at least three storage devices contained within said driving circuit, wherein each of said at least three storage devices stores future pixel values corresponding to one of three colors while said pixel electrode is at said present pixel value; and a processor coupled to said pixel array, said processor controlling the transfer of said future pixel values from said at least three storage devices to said pixel electrode.
Claim 3
Dependent Claim
15 words
The device of claim 1 , wherein the three colors comprise red, green and blue.
Claim 4
Dependent Claim
15 words
The device of claim 1 , wherein the pixel array comprises a reflective pixel array.
Claim 5
Dependent Claim
14 words
A liquid crystal on silicon display comprising the display device of claim 3 .
Claim 6
Dependent Claim
57 words
The device of claim 1 , wherein each driving circuit comprises: a first transistor having a first electrode connected to selectively receive a first prescribed voltage, a control electrode connected to receive the pixel values and a second electrode connected to the pixel electrode at a connection point; and a reset circuit connected to the connection point.
Claim 7
Dependent Claim
96 words
The device of claim 1 , wherein each driving circuit comprises: a first transistor having a first electrode connected to selectively receive a first prescribed voltage and a second electrode connected to the pixel electrode at a connection point; a second transistor having a first electrode connected to selectively receive the first prescribed voltage and a second electrode connected to the connection point; a third transistor having a first electrode connected to selectively receive the first prescribed voltage and a second electrode connected to the connection point; and a reset circuit connected to the connection point.
Claim 8
Dependent Claim
29 words
The device of claim 6 , wherein the at least three storage devices comprise first, second and third storage devices that include the first, second and third transistors, respectively.
Claim 9
Independent Claim
108 words
A device, comprising: a substrate; a pixel array arranged on said substrate comprising a plurality of pixels, wherein each of said pixels comprises: a pixel electrode; a driving circuit coupled to said pixel electrode for driving said pixel electrode at a present pixel value, wherein the driving circuit includes a driving unit consisting of a single element, and a holding unit contained within said driving unit for holding a future pixel value while said pixel electrode is at said present pixel value; and a processor coupled to said pixel array, said processor controlling the transfer of said future pixel value from said holding unit to said pixel electrode.
Claim 10
Independent Claim
108 words
A device, comprising: a substrate; a pixel array arranged on said substrate comprising a plurality of pixels, wherein each of said pixels comprises: a pixel electrode; a driving circuit coupled to said pixel electrode for driving said pixel electrode at a present pixel value, wherein the driving circuit includes a driving unit consisting of a single element, and a holding unit contained within said driving unit for holding a future pixel value while said pixel electrode is at said present pixel value; and a processor coupled to said pixel array, said processor controlling the transfer of said future pixel value from said holding unit to said pixel electrode.
Claim 11
Dependent Claim
25 words
The device of claim 8 , wherein said single element is a transistor, and wherein the transistor is the driving unit and the holding unit.
Claim 12
Dependent Claim
40 words
The device of claim 8 , wherein said driving circuit includes three driving units each consisting of a single element, wherein said holding unit is adapted to concurrently hold at least one of read, green and blue future pixel values.
Claim 13
Independent Claim
136 words
A device, comprising: a substrate; a pixel array arranged on said substrate comprising a plurality of pixels, wherein each of said pixels comprises: a driving circuit for driving said pixel at a present pixel value, wherein the driving circuit comprises, a first transistor having a first electrode connected to a first prescribed voltage, a second transistor having a first electrode connected to a second electrode of the first transistor; and a third transistor having a first electrode connected at a connection point to a second electrode of the second transistor and the pixel, wherein a second electrode of the third transistor is connected to a second prescribed voltage; and a holding unit contained within said driving circuit for receiving and holding at least one future pixel value while said pixel is at said present pixel value.
Claim 14
Independent Claim
136 words
A device, comprising: a substrate; a pixel array arranged on said substrate comprising a plurality of pixels, wherein each of said pixels comprises: a driving circuit for driving said pixel at a present pixel value, wherein the driving circuit comprises, a first transistor having a first electrode connected to a first prescribed voltage, a second transistor having a first electrode connected to a second electrode of the first transistor; and a third transistor having a first electrode connected at a connection point to a second electrode of the second transistor and the pixel, wherein a second electrode of the third transistor is connected to a second prescribed voltage; and a holding unit contained within said driving circuit for receiving and holding at least one future pixel value while said pixel is at said present pixel value.
Claim 15
Dependent Claim
36 words
The device of claim 11 , wherein a control electrode of the second transistor receives the pixel values through a selector controlled by a first control signal, and wherein the second transistor is the holding unit.
Claim 16
Dependent Claim
73 words
The device of claim 11 , wherein the driving circuit further comprises: a fourth transistor having a first electrode connected to the first prescribed voltage; and a fifth transistor having a first electrode connected to a second electrode of the fourth transistor, and a second electrode connected to the connection point, and wherein a control electrode of the fifth transistor receives the pixel values through a selector controlled by a fourth control signal.
Claim 17
Dependent Claim
103 words
The device of claim 11 , further comprising: fourth and sixth transistors having a first electrode connected to the first prescribed voltage; and fifth and seventh transistors, each having a first electrode respectively connected to a second electrode of the fourth and sixth transistors, wherein second electrodes of the fifth and seventh transistors are connected to the connection point, and wherein control electrodes of the second, fifth and seventh transistors receive the pixel values through a selector, and wherein the holding unit includes the second, fifth and seventh transistors, and wherein the holding unit is adapted to concurrently hold three future pixel values.
References Cited (Backward Citations)
US4090219A
Cited
US4451825A
Cited
US4432610A
Cited
US4769639A
Cited
US4808991A
Cited
US4843381A
Cited
US5122791A
Cited
US5023718A
Cited
US5012228A
Cited
US4870396A
Cited
US5204659A
Cited
US5093652A
Cited
US5077553A
Cited
US5172108A
Cited
US4921334A
Cited
US5122784A
Cited
US5068649A
Cited
US5506597A
Cited
US5206629A
Cited
US5214420A
Cited
US5488387A
Cited
US5122783A
Cited
US5185602A
Cited
US5313244A
Cited
US5194974A
Cited
US5128782A
Cited
EP0444962A2
Cited
US5081450A
Cited
US5245450A
Cited
US5225823A
Cited
US5534884A
Cited
US5126865A
Cited
US5278652A
Cited
US5566010A
Cited
US5349366A
Cited
US5469190A
Cited
US5506598A
Cited
US5325106A
Cited
US5459495A
Cited
USH1320H
Cited
US5627557A
Cited
US5521727A
Cited
US5528262A
Cited
US5583534A
Cited
US5396261A
Cited
US5777591A
Cited
US5581273A
Cited
US5537128A
Cited
US5844538A
Cited
EP0662773A1
Cited
US5467146A
Cited
US5666130A
Cited
US5790213A
Cited
US6295054B1
Cited
EP0797182A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2005-09-16 | 2006-03-18 | 2006-09-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2009-09-16 | 2010-03-18 | 2010-09-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2013-09-16 | 2014-03-18 | 2014-09-17 | $7700.00 | Window Closed / Lapsed |