Patent US6411142B1 successfully refreshed from Google Patents.
US6411142B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Common bias and differential structure based DLL with fast lockup circuit and current range calibration for process variation
Assignee: ATI Technologies ULC
•
Filing: 2000-12-06
•
Granted: 2002-06-25
•
Expires: 2020-12-06
Abstract
Abstract A delay lock loop (DLL) circuit for generating a precisely delayed output signal relative to an input signal. The DLL circuit includes a phase detector for detecting a phase difference between the input signal and the DLL output signal, a lock circuit for detecting when the difference between the input signal and the output signal is zero, and a delay element control circuit for increasing and decreasing the phase of the output signal. This circuit design reduces processing delay, improves jitter performance, and extends the DLL operating frequency range.
Inventors
- 👤 Saeed Abbasi
- 👤 Martin E. Perrigo
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 21:40
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/085; H03L7/089; H03L7/0891; H03L7/0895; H03L7/0898; H03L7/10; H03L7/107; H03L7/081; H03L7/0812; H03L7/095
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
110 words
A delay locked loop (DLL) circuit having a plurality of differential delay elements which generate a precisely delayed output signal relative to an input reference signal; said DLL comprising: a phase detector for detecting the phase difference between said reference signal and said output signal and producing an error signal; a lock circuit, responsive to said error signal, for detecting when said error signal is zero; and a delay element control circuit, responsive to said phase detector and said lock circuit, for increasing and decreasing the phase of said output signal; whereby said delay element control circuit maintains the phase of said output signal when said error signal is zero.
Claim 2
Dependent Claim
110 words
A delay locked loop (DLL) circuit having a plurality of differential delay elements which generate a precisely delayed output signal relative to an input reference signal; said DLL comprising: a phase detector for detecting the phase difference between said reference signal and said output signal and producing an error signal; a lock circuit, responsive to said error signal, for detecting when said error signal is zero; and a delay element control circuit, responsive to said phase detector and said lock circuit, for increasing and decreasing the phase of said output signal; whereby said delay element control circuit maintains the phase of said output signal when said error signal is zero.
Claim 3
Dependent Claim
65 words
The DLL circuit of claim 1 wherein said delay element control circuit comprises: a charge pump, for receiving said error signal and outputting a charge current based upon said error signal; a loop filter which receives said charge current and outputs a control voltage; and a bias generator, responsive to said loop filter, for generating first and second bias voltages to control said delay elements.
Claim 4
Dependent Claim
33 words
The DLL circuit of claim 2 wherein said delay element control circuit further comprises a current range control circuit, responsive to said lock circuit and said loop filter, for adjusting said bias generator.
Claim 5
Dependent Claim
43 words
The DLL circuit of claim 3 wherein said current range control circuit receives said control voltage and outputs a current control signal and a delay control signal; whereby said current control signal is generated from comparing said control voltage to a reference voltage.
Claim 6
Dependent Claim
59 words
The DLL circuit of claim 4 wherein said bias generator comprises: a bias current generator having a plurality of current sources to generate a bias current based upon said control voltage and said current control signal; and a bias voltage generator for receiving said bias current from said bias current generator and generating said first and second bias voltages.
Claim 7
Dependent Claim
36 words
The DLL circuit of claim 5 wherein said bias generator further comprises a current source switching circuit for controlling said bias current generator by selectively activating said current sources in response to said current control signal.
Claim 8
Dependent Claim
116 words
The DLL circuit of claim 3 wherein said plurality of differential delay elements are selectively controlled, each of said delay elements including; a first input associated with a negative output; a second input associated with a positive output; said positive and negative outputs selectively coupled to a constant voltage source responsive to said first bias voltage; said positive and negative outputs also selectively coupled to a ground and being responsive to said second bias voltage and said first and second inputs; said selective coupling of said constant voltage source and said positive output being a first single transistor; and said selective coupling of said constant voltage source and said negative output being a second single transistor.
Claim 9
Dependent Claim
49 words
The DLL circuit of claim 2 further comprising a differential delay element switching circuit, whereby a delay element count is adjusted in response to said delay control signal; said delay element count being equal to the number of differential delay elements used to generate said precisely delayed output signal.
Claim 10
Dependent Claim
25 words
The DLL circuit of claim 2 , wherein said delay element control circuit further comprises a charge pump control circuit for dividing said charge current.
Claim 11
Dependent Claim
40 words
The DLL circuit of claim 9 wherein said charge pump control circuit receives said input reference signal and a charge control signal and outputs a charge pump control signal when said input reference signal is greater than a threshold frequency.
Claim 12
Dependent Claim
12 words
The DLL of claim 7 whereby said threshold frequency is 300 MHz.
Claim 13
Independent Claim
86 words
A method for controlling a plurality of differential delay elements using a delay locked loop (DLL) circuit to generate a precisely delayed output signal relative to an input reference signal; the method comprising the steps of: detecting the phase difference between said reference signal and said output signal and producing an error signal; detecting when said error signal approaches zero; adjusting the phase of said output signal toward said precisely delayed signal; and maintaining said phase of said output signal when said error signal is zero.
Claim 14
Independent Claim
86 words
A method for controlling a plurality of differential delay elements using a delay locked loop (DLL) circuit to generate a precisely delayed output signal relative to an input reference signal; the method comprising the steps of: detecting the phase difference between said reference signal and said output signal and producing an error signal; detecting when said error signal approaches zero; adjusting the phase of said output signal toward said precisely delayed signal; and maintaining said phase of said output signal when said error signal is zero.
Claim 15
Dependent Claim
60 words
The method of claim 12 further comprising the steps of: receiving said error signal and outputting a charge current; receiving said charge current and outputting a control voltage; generating first and second bias voltages to control said delay elements; comparing said control voltage to a reference voltage; and adjusting said first and second bias voltages in response to said comparison.
References Cited (Backward Citations)
US5629651A
Cited
US5699020A
Cited
US6127865A
Cited
US6184753B1
Cited
US5994934A
Cited
US6043717A
Cited
US6232806B1
Cited
US6127866A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2005-06-24 | 2005-12-24 | 2006-06-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2009-06-24 | 2009-12-24 | 2010-06-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2013-06-24 | 2013-12-24 | 2014-06-25 | $7700.00 | Window Closed / Lapsed |