Patent US7342494B2 successfully refreshed from Google Patents.
Patent US6891473B2 successfully refreshed from Google Patents.
Patent US6388340B2 successfully refreshed from Google Patents.
← Back to Patent Explorer
US6388340B2 Expired / Lapsed US ⏱️ 0.0 years remaining

Compliant semiconductor chip package with fan-out leads and method of making same

Assignee: Adeia Semiconductor Solutions LLC
•
Filing: 2001-09-10
•
Granted: 2002-05-14
•
Expires: 2021-09-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor chip package, and a method of making such a package, including a flexible dielectric element with a plurality of electrically conductive terminals, an expander ring connected to the flexible dielectric element, a semiconductor chip disposed with a central opening in the expander ring, and fan-in and fan-out leads connecting the terminals to contacts on the semiconductor chip. The package also has an elastomer encapsulant disposed in the gap between the expander ring and the semiconductor chip. The size of the gap is controlled to minimize the pressure exerted on the leads by the elastomer as it expands and contracts in response to changes in temperature. The semiconductor chip and expander ring may also be connected to a heat sink or thermal spreader with a compliant adhesive.

Inventors

  • 👤 Thomas H. DiStefano

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 16:36
CPC Classifications
H; H10; H10W; H10W74/00; H10W74/01; H10W74/019; H10P; H10P72/00; H10P72/70; H10P72/74; H10W70/00; H10W70/40; H10W70/453; H10W72/00; H10W74/10; H10W74/111; H10W74/129; H10W76/00; H10W76/40; H10W90/00; H10W90/701

Claims Analysis

Total Claims: 17
Claim 1
Independent Claim 184 words
A semiconductor chip assembly, comprising (a) an expander ring having inner side walls defining an opening; (b) a semiconductor chip having side surfaces defining the perimeter of the chip, said chip being disposed within said opening of said expander ring so that said side surfaces of said chip and said inner side walls of said expander ring define a gap therebetween, said gap having a width between said inner side walls and said side surfaces; (c) an encapsulant disposed in the gap; and (d) leads extending from said chip across said gap; wherein w ≧((CTE expander ring −CTE chip ) X c )/(CTE encapsulant (1 +2 p )); where w is the width of the gap; CTE expander ring is the coefficient of thermal expansion of the expander ring; CTE chip is the coefficient of thermal expansion of the semiconductor chip; X, is the shortest distance between a point on the outer perimeter of the semiconductor chip and the center of the semiconductor chip; CTE encapsulant is the coefficient of thermal expansion of the encapsulant; and p is the Poisson ratio for the encapsulant.
Claim 2
Dependent Claim 184 words
A semiconductor chip assembly, comprising (a) an expander ring having inner side walls defining an opening; (b) a semiconductor chip having side surfaces defining the perimeter of the chip, said chip being disposed within said opening of said expander ring so that said side surfaces of said chip and said inner side walls of said expander ring define a gap therebetween, said gap having a width between said inner side walls and said side surfaces; (c) an encapsulant disposed in the gap; and (d) leads extending from said chip across said gap; wherein w ≧((CTE expander ring −CTE chip ) X c )/(CTE encapsulant (1 +2 p )); where w is the width of the gap; CTE expander ring is the coefficient of thermal expansion of the expander ring; CTE chip is the coefficient of thermal expansion of the semiconductor chip; X, is the shortest distance between a point on the outer perimeter of the semiconductor chip and the center of the semiconductor chip; CTE encapsulant is the coefficient of thermal expansion of the encapsulant; and p is the Poisson ratio for the encapsulant.
Claim 3
Dependent Claim 64 words
The semiconductor chip assembly of claim 1 further comprising a dielectric element and terminals on said dielectric element, said dielectric element having a peripheral region, said expander ring overlying said peripheral region of said dielectric element, at least some of said terminals being disposed on the peripheral region of said dielectric element and electrically connected to said chip said leads extending across said gap.
Claim 4
Dependent Claim 38 words
The semiconductor chip assembly of claim 1 , wherein said expander ring is comprised of a material selected from the group consisting of alloy 42 , copper, invar, steel, polypropylene, epoxies, paper phenolics, and alloys and combinations thereof.
Claim 5
Dependent Claim 25 words
The semiconductor chip assembly of claim 2 wherein said dielectric element has a central region, said chip overlying said central region of said dielectric element.
Claim 6
Dependent Claim 48 words
The semiconductor chip assembly of claim 2 wherein said chip has a face surface facing downwardly toward said dielectric element and a back surface facing upwardly away from said dielectric element, and said assembly further comprises a thermal spreader bonded to the back surface of said semiconductor chip.
Claim 7
Dependent Claim 20 words
The semiconductor chip assembly of claim 2 , further comprising means for electrically interconnecting the terminals to an external substrate.
Claim 8
Dependent Claim 77 words
The semiconductor chip assembly of claim 2 , wherein the dielectric element has a top surface facing upwardly toward the expander ring and chip and a bottom surface facing downwardly away from said expander ring and chip, said terminals are disposed on the top surface of the dielectric element, said dielectric element having a plurality of vias extending through said dielectric element so that said terminals are exposed for connection to an external substrate through said vias.
Claim 9
Dependent Claim 48 words
The semiconductor chip assembly of claim 2 , wherein the dielectric element has a top surface facing upwardly.toward the expander ring and chip and a bottom surface facing downwardly away from said expander ring and chip, said terminals are disposed on the bottom surface of the dielectric element.
Claim 10
Dependent Claim 23 words
An electronic device comprising: (a) the semiconductor chip assembly of claim 2 ; and (b) an external substrate electrically interconnected to the terminals.
Claim 11
Dependent Claim 41 words
The semiconductor chip assembly of claim 4 wherein at least some of said terminals are disposed on said central region of said dielectric element, the assembly further comprising fan-in leads electrically connecting said terminals on said central region and said chip.
Claim 12
Dependent Claim 25 words
The semiconductor chip assembly of claim 4 further comprising a compliant layer disposed between the semiconductor chip and the central region of the dielectric element.
Claim 13
Dependent Claim 20 words
The semiconductor chip assembly of claim 10 wherein said fan-in leads are interspersed with said leads extending across said gap.
Claim 14
Dependent Claim 19 words
The semiconductor chip assembly of claim 11 , wherein the encapsulant is elastomeric and the dielectric element is flexible.
Claim 15
Dependent Claim 25 words
The semiconductor chip assembly of claim 5 , further comprising an adhesive disposed between said thermal spreader and the back surface of said semiconductor chip.
Claim 16
Dependent Claim 27 words
The semiconductor chip assembly of claim 14 , wherein said adhesive is selected from the group consisting of silicone gels, silicone elastomers, polyimide siloxanes, and flexiblized epoxies.
Claim 17
Dependent Claim 32 words
The electronic device of claim 3 , wherein said electrically interconnecting means include a plurality of solder balls and wherein each of said solder balls is connected to one of the terminals.

References Cited (Backward Citations)

US5148266A Cited
US5148265A Cited
US5258330A Cited
US5679977A Cited
US5477611A Cited
US5455390A Cited
US5518964A Cited
US5688716A Cited
US5659952A Cited
US6169328B1 Cited
US5760465A Cited
US5919329A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2005-05-13 2005-11-12 2006-05-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2009-05-13 2009-11-12 2010-05-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2013-05-13 2013-11-12 2014-05-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag