US6369656B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Bias network for high efficiency RF linear power amplifier
Assignee: Qorvo US Inc
•
Filing: 2001-07-02
•
Granted: 2002-04-09
•
Expires: 2021-07-02
Abstract
Abstract A bias network uses resistive biasing, active biasing and current mirror biasing in combination to enhance RF power amplifier linearity and efficiency by forming a bias network that provides temperature compensation, minimizes current drain requirements for the Vbias source and reduces the level of RF linear amplifier quiescent current.
Inventors
- 👤 David C. Dening
- 👤 Jon D. Jorgenson
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 13:16
CPC Classifications
H; H03; H03F; H03F1/00; H03F1/30; H03F1/302; H03F2200/00; H03F2200/18
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
229 words
A linear amplifier bias network comprising: a radio frequency bipolar junction transistor having a base, collector and emitter; a capacitor having one end coupled to the base of the bipolar junction transistor and having an opposite end configured to receive a radio frequency input signal; a ground node; a second bipolar junction transistor having a base, a collector and emitter, wherein the emitter of the second bipolar junction transistor is coupled to the ground node; a first resistor having one end coupled to a bias voltage source and further having a second end coupled to the base of the radio frequency bipolar junction transistor; a second resistor having one end coupled to the base of the second bipolar junction transistor and having an opposite end coupled to the second end of the first resistor; and a third resistor having one end coupled to the collector of the second bipolar junction transistor and having an opposite end coupled to the second end of the first resistor; wherein a combination of resistance values for the first, second and third resistors are capable of adjusting a bias impedance associated with the bias network such that the bias network can achieve a desired temperature compensation characteristic and further such that the bias network can achieve a desired level of quiescent current and minimize gain expansion associated with the radio frequency bipolar junction transistor.
Claim 2
Dependent Claim
229 words
A linear amplifier bias network comprising: a radio frequency bipolar junction transistor having a base, collector and emitter; a capacitor having one end coupled to the base of the bipolar junction transistor and having an opposite end configured to receive a radio frequency input signal; a ground node; a second bipolar junction transistor having a base, a collector and emitter, wherein the emitter of the second bipolar junction transistor is coupled to the ground node; a first resistor having one end coupled to a bias voltage source and further having a second end coupled to the base of the radio frequency bipolar junction transistor; a second resistor having one end coupled to the base of the second bipolar junction transistor and having an opposite end coupled to the second end of the first resistor; and a third resistor having one end coupled to the collector of the second bipolar junction transistor and having an opposite end coupled to the second end of the first resistor; wherein a combination of resistance values for the first, second and third resistors are capable of adjusting a bias impedance associated with the bias network such that the bias network can achieve a desired temperature compensation characteristic and further such that the bias network can achieve a desired level of quiescent current and minimize gain expansion associated with the radio frequency bipolar junction transistor.
Claim 3
Dependent Claim
58 words
The linear amplifier bias network according to claim 1 further comprising an inductor having a first end coupled to the ground node and further having an opposite end coupled to the emitter of the second bipolar junction transistor such that the emitter of the second bipolar junction transistor is coupled to the ground node solely through the inductor.
Claim 4
Dependent Claim
164 words
The linear amplifier bias network according to claim 2 further comprising: a third bipolar junction transistor having a base, collector and emitter, wherein the collector of the third bipolar junction transistor is coupled to a dc supply voltage; a fourth resistor having a first end coupled to the emitter of the third bipolar junction transistor and having a second end coupled to the second end of the first resistor; and a fifth resistor having a first end coupled to the base of the third bipolar junction transistor and having an opposite end coupled to the bias voltage supply; wherein a combination of resistance values for the first, second, third, fourth and fifth resistors are capable of adjusting a bias impedance associated with the bias network such that the bias network can achieve a desired temperature compensation characteristic and further such that the bias network can achieve a desired level of quiescent current and minimize gain expansion associated with the radio frequency bipolar junction transistor.
Claim 5
Dependent Claim
33 words
The linear amplifier bias network according to claim 3 wherein any single resistor selected from the group consisting of the first, second, third, fourth and fifth resistors is configured to have zero resistance.
Claim 6
Dependent Claim
32 words
The linear amplifier bias network according to claim 2 wherein the bias voltage source comprises a resistor/diode network coupled to a supply voltage and configured to generate a desired reference supply voltage.
Claim 7
Dependent Claim
79 words
The linear amplifier bias network according to claim 2 wherein the bias voltage source comprises: a diode network having a first node and a second node; and a resistor having a first end coupled to a supply voltage and having an opposite end coupled to the diode network first node such that a predetermined voltage drop is achieved across the diode network relative to the ground node to produce a desired bias voltage for the linear amplifier bias network.
Claim 8
Dependent Claim
19 words
The linear amplifier bias network according to claim 6 wherein the diode network includes at least one series resistor.
Claim 9
Dependent Claim
51 words
The linear amplifier bias network according to claim 7 further comprising an inductor having a first end coupled to the ground node and further having an opposite end coupled to the diode network such that a portion of the diode network is coupled to the ground node solely through the inductor.
Claim 10
Dependent Claim
31 words
The linear amplifier bias network according to claim 8 wherein any single resistor selected from the group consisting of the first, second and third resistors is configured to have zero resistance.
Claim 11
Dependent Claim
75 words
The linear amplifier bias network according to claim 2 wherein the bias voltage source comprises: a transistor network configured as a diode network; and a resistor having a first end coupled to a supply voltage and having an opposite end coupled to the transistor network such that a predetermined voltage drop is achieved across the transistor network relative to the ground node to produce a desired supply reference voltage for the linear amplifier bias network.
Claim 12
Dependent Claim
17 words
The linear amplifier bias network according to claim 10 wherein the transistor network includes a series resistor.
Claim 13
Dependent Claim
51 words
The linear amplifier bias network according to claim 11 further comprising an inductor having a first end coupled to the ground node and further having an opposite end coupled to the transistor network such that a portion of the transistor network is coupled to the ground node solely through the inductor.
Claim 14
Dependent Claim
31 words
The linear amplifier bias network according to claim 12 wherein any single resistor selected from the group consisting of the first, second and third resistors is configured to have zero resistance.
References Cited (Backward Citations)
US3708756A
Cited
US3906386A
Cited
US3896394A
Cited
US3984783A
Cited
US4079336A
Cited
US4122403A
Cited
US4283641A
Cited
US4207538A
Cited
US4467290A
Cited
US4728902A
Cited
US4924194A
Cited
US5150076A
Cited
US5404585A
Cited
US5345192A
Cited
US5436595A
Cited
US5471174A
Cited
US5736901A
Cited
US5739723A
Cited
US5670912A
Cited
US5654672A
Cited
US5710522A
Cited
US5963096A
Cited
US6148220A
Cited
JPH1168473A
Cited
US6043714A
Cited
US6052032A
Cited
US6313705B1
Cited
US20010038313A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2005-04-08 | 2005-10-08 | 2006-04-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2009-04-08 | 2009-10-08 | 2010-04-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2013-04-08 | 2013-10-08 | 2014-04-09 | $7700.00 | Window Closed / Lapsed |