Stacked transistor output amplifier

Claim 2

A stacked transistor amplifier circuit comprising: a signal input transistor; a stacking transistor of the same conductivity type as said signal input transistor and having its emitter collector circuit coupled in series with the emitter collector circuit of said signal input transistor, said series transistor combination being coupled to terminals adapted for connection to a power supply; first and second bias resistors coupled together in series combination, said series resistor combination being coupled between said terminal coupled to said collector of said stacking transistor and the base of said input transistor; an emitter follower transistor of a conductivity type complementary to that of said signal input and said stacking transistors, the emitter of said emitter follower transistor being coupled to the base of said stacking transistor, the collector of said emitter follower transistor being coupled to the power supply terminal coupled to the emitter of said signal input transistor, and the base of said emitter follower transistor being coupled to the juncture of said resistors; and a constant current source coupled between the power supply terminal coupled to the collector of said stacking transistor and said emitter of said emitter follower transistor.

Claim 3

The circuit of claim 1 wherein a load element is coupled in series with said collector of said stacking transistor and an output is taken from said collector.

Claim 4

A stacked transistor amplifier circuit comprising: a signal input transistor; a stacking transistor of the same conductivity type as said signal input transistor and having its emitter collector circuit coupled in series with the emitter collector circuit of said signal input transistor, said series transistor combination being coupled to terminals adapted for connection to a power supply; first and second bias resistors coupled together in series combination, said series resistor combination being coupled between said terminal coupled to the collector of said stacking transistor and the emitter of said signal input transistor; an emitter follower transistor of a conductivity type complementary to that of said signal input and said stacking transistors, the emitter of said emitter follower transistor being coupled to the base of said stacking transistor, the collector of said emitter follower transistor being coupled to the power supply terminal coupled to the emitter of said signal input transistor, and the base of said emitter follower transistor being coupled to the juncture of said resistors; and a constant current source coupled between the power supply terminal coupled to the collector of said stacking transistor and said emitter of said emitter following transistor.

Claim 5

A stacked transistor amplifier circuit comprising: a signal input transistor; a stacking transistor of the same conductivity type as said signal input transistor and having its emitter collector circuit coupled in series with the emitter collector circuit of said signal input transistor, said series transistor combination being coupled to terminals adapted for connection to a power supply; first and second bias resistors coupled together in series combination, said series resistor combination being coupled between said terminal coupled to the collector of said stacking transistor and the emitter of said signal input transistor; an emitter follower transistor of a conductivity type complementary to that of said signal input and said stacking transistors, the emitter of said emitter follower transistor being coupled to the base of said stacking transistor, the collector of said emitter follower transistor being coupled to the power supply terminal coupled to the emitter of said signal input transistor, and the base of said emitter follower transistor being coupled to the juncture of said resistors; and a constant current source coupled between the power supply terminal coupled to the collector of said stacking transistor and said emitter of said emitter following transistor.

Claim 6

The circuit of claim 3 wherein a load element is coupled in series with said emitter of said signal input transistor and an output is taken from said emitter.

Claim 7

The circuit of claim 3 wherein a load element is coupled in series with said collector of said stacking transistor, input signal means coupled to said emitter of said signal input transistor , and said base of said signal input transistor is coupled to a source of reference potential.

Claim 8

A monolithic integrated circuit amplifier structure comprising in combination: first and second NPN transistors having their emitter collector circuits coupled in series, said series coupled NPN transistors coupled between a signal output terminal and a terminal adapted for connection to the positive terminal of an operating power supply; a first PNP transistor having the collector coupled to a terminal adapted for connection the negative terminal of said power supply, the emitter coupled to said output terminal, and the base coupled to a signal input terminal; a second PNP transistor having the collector coupled to said terminal adapted for connection to said negative power supply terminal, the emitter coupled to the base of said first NPN transistor, and the base coupled to biasing means operative to maintain the voltage at said emitter of said second PNP transistor approximately midway between the potentials at said output terminal and said positive power supply terminal; a current source coupled between said emitter of said second PNP transistor and said positive power supply terminal; and means for biasing the base electrode of said second NPN transistor relative to the base electrode of said first PNP transistor to establish the operating conditions of said amplifier.

Claim 9

A monolithic integrated circuit amplifier structure comprising in combination: first and second NPN transistors having their emitter collector circuits coupled in series, said series coupled NPN transistors coupled between a signal output terminal and a terminal adapted for connection to the positive terminal of an operating power supply; a first PNP transistor having the collector coupled to a terminal adapted for connection the negative terminal of said power supply, the emitter coupled to said output terminal, and the base coupled to a signal input terminal; a second PNP transistor having the collector coupled to said terminal adapted for connection to said negative power supply terminal, the emitter coupled to the base of said first NPN transistor, and the base coupled to biasing means operative to maintain the voltage at said emitter of said second PNP transistor approximately midway between the potentials at said output terminal and said positive power supply terminal; a current source coupled between said emitter of said second PNP transistor and said positive power supply terminal; and means for biasing the base electrode of said second NPN transistor relative to the base electrode of said first PNP transistor to establish the operating conditions of said amplifier.

Claim 10

The structure of claim 6 wherein said PNP transistors are vertical substrate collector devices and said NPN transistors are vertical isolated collector devices.

Claim 11

The structure of claim 6 wherein each recited transistor is replaced by its complement and said power supply polarities are reversed.

Claim 12

The structure of claim 6 wherein said means for biasing comprise: a pair of resistor elements coupled in series between said base of said second NPN transistor and said positive terminal of said power supply, the juncture of said resistors being coupled to said base of said first NPN transistor.

Claim 13

The structure of claim 6 wherein said means for biasing comprise: a pair of resistors coupled in series between said emitter of said second NPN transistor and said positive terminal of said power supply, the juncture of said resistors being coupled to said base of said first NPN transistor.