← Back to Patent Explorer
US6281127B1 Expired / Lapsed US ⏱️ 0.0 years remaining

Self-passivation procedure for a copper damascene structure

Assignee: Taiwan Semiconductor Manufacturing Co TSMC Ltd
•
Filing: 1999-04-15
•
Granted: 2001-08-28
•
Expires: 2019-04-15
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Processes for creating a boron containing copper region, in a top portion of a copper damascene structure, have been developed. The boron containing copper region, used to protect exposed regions of the copper damascene structure, from reactants used for subsequent processing procedures, can be formed via ion implantation of boron ions, placed in exposed regions of the copper damascene structure, after completion of an initial CMP procedure. The copper damascene structure is then protected by the boron containing copper region, during subsequent processing procedures, such as a final CMP procedure, employed to insure complete removal of unwanted materials, as well as during subsequent CVD procedures, using NH 3 and SiH 4 , as reactants.

Inventors

  • 👤 Shau-Lin Shue

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 13:25
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/032; H10W20/047; H10W20/051; H10W20/033; H10W20/037; H10W20/062; H10W20/071; H10W20/092; Y; Y10; Y10S; Y10S438/00; Y10S438/958

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 297 words
A method of fabricating a copper damascene structure, on a semiconductor substrate, featuring a boron containing copper layer formed via implantation of boron into a partially formed copper damascene structure, which is defined using a first chemical mechanical polishing (CMP), followed by a second CMP procedure used to complete the formation of said copper damascene structure, comprising the steps of: providing an underlying metal interconnect structure; depositing an insulator layer on said underlying metal interconnect structure; forming an opening in said insulator layer, exposing a portion of the top surface of said underlying metal interconnect structure; depositing a barrier layer on the walls of said opening; on the portion of said underlying metal interconnect structure, exposed in said opening; and on the top surface of said insulator layer; depositing a thick copper layer, on said barrier layer, completely filling said opening, located in said insulator layer; performing said first chemical mechanical polishing, (CMP), procedure, removing regions of said thick copper layer, and of said barrier layer, from the top surface of said insulator layer, resulting in said partially formed copper damascene structure, located in said opening, in said insulator layer; performing a boron ion implantation procedure, at an energy between about 20 to 40 KeV, to a region of said partially formed copper damascene structure, to create said boron containing copper region, in a top portion of said partially formed copper damascene structure; and performing said second CMP procedure, to insure complete removal of regions of said thick copper layer, and of said barrier layer, from the top surface of said insulator layer, creating a final copper damascene structure, in said opening, with said boron containing copper region between about 800 to 1500 Angstroms in thickness, located in a top portion of said final copper damascene structure.
Claim 2
Independent Claim 297 words
A method of fabricating a copper damascene structure, on a semiconductor substrate, featuring a boron containing copper layer formed via implantation of boron into a partially formed copper damascene structure, which is defined using a first chemical mechanical polishing (CMP), followed by a second CMP procedure used to complete the formation of said copper damascene structure, comprising the steps of: providing an underlying metal interconnect structure; depositing an insulator layer on said underlying metal interconnect structure; forming an opening in said insulator layer, exposing a portion of the top surface of said underlying metal interconnect structure; depositing a barrier layer on the walls of said opening; on the portion of said underlying metal interconnect structure, exposed in said opening; and on the top surface of said insulator layer; depositing a thick copper layer, on said barrier layer, completely filling said opening, located in said insulator layer; performing said first chemical mechanical polishing, (CMP), procedure, removing regions of said thick copper layer, and of said barrier layer, from the top surface of said insulator layer, resulting in said partially formed copper damascene structure, located in said opening, in said insulator layer; performing a boron ion implantation procedure, at an energy between about 20 to 40 KeV, to a region of said partially formed copper damascene structure, to create said boron containing copper region, in a top portion of said partially formed copper damascene structure; and performing said second CMP procedure, to insure complete removal of regions of said thick copper layer, and of said barrier layer, from the top surface of said insulator layer, creating a final copper damascene structure, in said opening, with said boron containing copper region between about 800 to 1500 Angstroms in thickness, located in a top portion of said final copper damascene structure.
Claim 3
Dependent Claim 30 words
The method of claim 1 , wherein said insulator layer is a silicon oxide layer, obtained via LPCVD or PECVD procedures, at a thickness between about 4000 to 16000 Angstroms.
Claim 4
Dependent Claim 34 words
The method of claim 1 , wherein said opening, in said insulator layer, is a damascene, or a dual damascene type opening, created via photolithographic and RIE procedures, using CHF 3 as an etchant.
Claim 5
Dependent Claim 21 words
The method of claim 1 , wherein said barrier layer is a tantalum nitride layer, obtained via high density plasma sputtering.
Claim 6
Dependent Claim 25 words
The method of claim 1 , wherein said thick copper layer is obtained via CVD procedures, at a temperature between about 120 to 230° C.
Claim 7
Dependent Claim 26 words
The method of claim 1 , wherein said thick copper layer is obtained via an electroplating procedure, using a solution of copper sulfate and sulfuric acid.
Claim 8
Dependent Claim 34 words
The method of claim 1 , wherein said boron ion implantation procedure is performed at an energy between about 20 to 40 KeV, at a dose between about 1E15 to 5E15 atoms/cm 2 .

References Cited (Backward Citations)

US5098852A Cited
US5795821A Cited
US5731245A Cited
US5766379A Cited
US5676587A Cited
US5744376A Cited
US5693563A Cited
US5721168A Cited
US5821168A Cited
US5946567A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2004-08-27 2005-02-26 2005-08-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2008-08-27 2009-02-26 2009-08-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2012-08-27 2013-02-26 2013-08-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag