US6281062B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
MOS semiconductor device with self-aligned punchthrough stops and method of fabrication
Assignee: Intel Corp
•
Filing: 1998-06-16
•
Granted: 2001-08-28
•
Expires: 2018-06-16
Abstract
Abstract A novel high-speed, highly reliable VSLI manufacturable metal oxide semiconductor transistor with self-aligned punchthrough stops. A gate insulating layer is formed on a substrate having a first concentration of a first conductivity type. An inner gate electrode of a predetermined length and width is formed on the gate insulating layer. The inner gate electrode has laterally opposite sidewalls along the width of the inner gate electrode. A first and second punchthrough stop regions of a second concentration of the first conductivity type wherein the second concentration is greater than the first concentration, are disposed in the substrate in alignment with the laterally opposite sidewalls of the inner gate electrode. A pair of conductive spacers adjacent to and in electrical contact with respective laterally opposite sidewalls of the inner gate electrode are formed on the gate insulating layer of the transistor. The conductive spacers, along with the inner gate electrode, form a MOSFET gate electrode. A first source region and a first drain region of a first concentration dopant of a second conductivity type are disposed in the first and the second punchthrough stop regions, respectively, self-aligned with the outer edges of the conductive spacers.
Inventors
- 👤 Julian J. Sanchez
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 21:22
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D30/0227; H10D30/60; H10D30/601; H10D62/00; H10D62/10; H10D62/17; H10D62/213; H10D62/221; H10D62/235; H10D62/299; H10D62/307; H10D62/351; H10D62/357; H10D62/364; H10D62/371; H10D64/00; H10D64/01; H10D64/013; H10D64/01302; H10D64/01304; H10D64/01322; H10D64/021; H10D64/60; H10D64/66; H10D64/671; H10D30/0212
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
197 words
A method of forming a transistor comprising: forming a gate oxide layer on said substrate; forming an inner gate electrode of a predetermined length and width on said gate oxide layer, said inner gate electrode including laterally opposite sidewalls along said width of said inner gate electrode; forming a first and second punchthrough stop regions of a second concentration of said first conductivity type, wherein said second concentration is greater than said first concentration, wherein said first and second puchthrough stop regions are disposed in said substrate in alignment with said sidewalls of said inner gate electrode; forming a pair of conductive spacers adjacent to and in electrical contact with respective sidewalls of said inner gate electrode, said conductive spacers formed on said gate oxide layer, said pair of conductive spacers forming along with said inner gate electrode a MOSFET gate electrode which overlaps said punchthrough stop regions; forming a first source region and a first drain region of a first concentration dopant of a second conductivity type, wherein said first source and first drain regions are disposed in said first and said second punchthrough stop regions respectively, self-aligned with the outer edges of said conductive spacers.
Claim 2
Independent Claim
197 words
A method of forming a transistor comprising: forming a gate oxide layer on said substrate; forming an inner gate electrode of a predetermined length and width on said gate oxide layer, said inner gate electrode including laterally opposite sidewalls along said width of said inner gate electrode; forming a first and second punchthrough stop regions of a second concentration of said first conductivity type, wherein said second concentration is greater than said first concentration, wherein said first and second puchthrough stop regions are disposed in said substrate in alignment with said sidewalls of said inner gate electrode; forming a pair of conductive spacers adjacent to and in electrical contact with respective sidewalls of said inner gate electrode, said conductive spacers formed on said gate oxide layer, said pair of conductive spacers forming along with said inner gate electrode a MOSFET gate electrode which overlaps said punchthrough stop regions; forming a first source region and a first drain region of a first concentration dopant of a second conductivity type, wherein said first source and first drain regions are disposed in said first and said second punchthrough stop regions respectively, self-aligned with the outer edges of said conductive spacers.
Claim 3
Dependent Claim
73 words
The method of claim 1 further comprising the steps of: forming an oxide spacer adjacent to the outer edges of each of said conductive spacers; forming a second source and a second drain region of a second concentration dopant of said second conductivity type wherein said second concentration is greater than said first concentration, said second source and said second drain region formed in said first source and said first drain regions respectively.
Claim 4
Dependent Claim
32 words
The process of claim 2 further comprising the step of: forming silicide on said second source and said second drain and on said inner gate electrode of said metal oxide semiconductor transistor.
Claim 5
Dependent Claim
47 words
The process of claim 3 further comprising the steps of: forming a threshold implant region into the surface of the channel region of said transistor, wherein said threshold implant region is a third concentration of said first conductivity type, said third concentration greater than said first concentration.
Claim 6
Independent Claim
30 words
The method of claims 1 , 2 , 3 , or 4 wherein said first conductivity type is P type conductivity and said second conductivity type is N type conductivity.
Claim 7
Independent Claim
19 words
The method of claims 1 , 2 , 3 , or 4 wherein said conductive spacers are polysilicon spacers.
Claim 8
Independent Claim
20 words
The method of claims 1 , 2 , 3 , or 4 wherein said conductive spacers are titanium nitride spacers.
Claim 9
Independent Claim
19 words
The method of claims 1 , 2 , 3 , or 4 wherein said inner gate electrode is polysilicon.
Claim 10
Independent Claim
19 words
The method of claims 1 , 2 , 3 , or 4 wherein said inner gate electrode is tungsten.
References Cited (Backward Citations)
US4949136A
Cited
US5015595A
Cited
US5013675A
Cited
US5218221A
Cited
US5023190A
Cited
US5091763A
Cited
US5244823A
Cited
US5583067A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2004-08-27 | 2005-02-26 | 2005-08-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2008-08-27 | 2009-02-26 | 2009-08-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2012-08-27 | 2013-02-26 | 2013-08-28 | $7700.00 | Window Closed / Lapsed |