Patent US6271094B1 successfully refreshed from Google Patents.
US6271094B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making MOSFET with high dielectric constant gate insulator and minimum overlap capacitance
Assignee: Elpis Technologies Inc
•
Filing: 2000-02-14
•
Granted: 2001-08-07
•
Expires: 2020-02-14
Abstract
Abstract Methods of fabricating metal oxide semiconductor field effect transistor (MOSFET) devices having a high dielectric constant (k greater than 7) gate insulator, low overlap capacitance (0.35 fF/μm or below) and a channel length (sub-lithographic, e.g., 0.1 μm or less) that is shorter than the lithography-defined gate lengths are provided. The methods include a damascene processing step and a chemical oxide removal (COR) step. The COR step produces a large taper on a pad oxide layer which, when combined with a high-k gate insulator, results in low overlap capacitance, sort channel lengths and better device performance as compared to MOSFET devices that are formed using conventional Complementary Metal Oxide Semiconductor (CMOS) technologies.
Inventors
- 👤 Diane Catherine Boyd
- 👤 Hussein Ibrahim Hanafi
- 👤 Meikei Ieong
- 👤 Wesley Charles Natzle
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 02:00
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D64/00; H10D64/01; H10D64/013; H10D64/01302; H10D64/01332; H10D64/01336; H10D64/0134; H10D30/01; H10D30/021; H10D30/0212; H10D30/0223; H10D30/0225; H10D30/0227; H10D30/601; H10D64/01304; H10D64/01324; H10D64/01342; H10D64/017; H10D64/021; H10D64/20; H10D64/27; H10D64/311; H10D64/411; H10D64/511; H10D64/517; H10D64/518; H10D64/60; H10D64/66; H10D64/68; H10D64/681; H10D64/683; H10D64/691
Claims Analysis
Total Claims: 33
Claim 1
Independent Claim
173 words
A method of forming a MOSFET device having low overlap capacitance and a short channel length comprising the steps of: (a) providing a semiconductor structure having a film stack formed on a surface of a substrate, said film stack comprising at least a pad oxide layer formed on said surface of said substrate and a nitride layer formed on said pad oxide layer; (b) forming a gate hole in said nitride layer stopping on said pad oxide layer; (c) forming an oxide layer on said nitride layer in said gate hole; (d) etching said oxide layer and a portion of said pad oxide layer so as to provide an opening in said gate hole exposing said substrate, wherein the pad oxide layer is tapered by said etching; (e) forming a high-k, high-temperature metal oxide layer about said gate hole and on said exposed substrate; (f) filling said gate hole with gate conductor; (g) removing said nitride layer exposing portions of said high-k, high-temperature metal oxide; and (h) completing fabrication of said MOSFET device.
Claim 2
Independent Claim
173 words
A method of forming a MOSFET device having low overlap capacitance and a short channel length comprising the steps of: (a) providing a semiconductor structure having a film stack formed on a surface of a substrate, said film stack comprising at least a pad oxide layer formed on said surface of said substrate and a nitride layer formed on said pad oxide layer; (b) forming a gate hole in said nitride layer stopping on said pad oxide layer; (c) forming an oxide layer on said nitride layer in said gate hole; (d) etching said oxide layer and a portion of said pad oxide layer so as to provide an opening in said gate hole exposing said substrate, wherein the pad oxide layer is tapered by said etching; (e) forming a high-k, high-temperature metal oxide layer about said gate hole and on said exposed substrate; (f) filling said gate hole with gate conductor; (g) removing said nitride layer exposing portions of said high-k, high-temperature metal oxide; and (h) completing fabrication of said MOSFET device.
Claim 3
Dependent Claim
51 words
The method of claim 1 wherein step (h) includes forming activated source/drain extensions in said substrate beneath said gate conductor; forming spacers on said exposed high-k, high-temperature metal oxide; forming activated source/drain regions in said substrate; and forming silicide regions in portions of said pad oxide and in said gate conductor.
Claim 4
Dependent Claim
13 words
The method of claim 1 wherein said substrate includes isolation regions formed therein.
Claim 5
Dependent Claim
18 words
The method of claim 3 wherein said isolation regions include an oxide liner and a trench dielectric material.
Claim 6
Dependent Claim
27 words
The method of claim 1 wherein said substrate is a semiconducting material selected from the group consisting of Si, Ge, SiGe, GaAs, InAs, InP and layered semiconductors.
Claim 7
Dependent Claim
15 words
The method of claim 1 wherein said gate hole is formed by lithography and etching.
Claim 8
Dependent Claim
17 words
The method of claim 1 wherein said oxide layer is formed by deposition of an oxide material.
Claim 9
Dependent Claim
16 words
The method of claim 1 wherein step (d) is conducted utilizing a chemical oxide removal process.
Claim 10
Dependent Claim
21 words
The method of claim 8 wherein said chemical oxide removal process is conducted in a vapor of HF and NH 3.
Claim 11
Dependent Claim
23 words
The method of claim 8 wherein said chemical oxide removal process is carried out at a pressure of about 8 millitorr or below.
Claim 12
Dependent Claim
36 words
The method of claim 1 wherein said high-k, high-temperature metal oxide is Al 2 O 3 or TiO 2 or any other oxide that is capable of withstanding degradation using a 950°-1050° C., 10 second anneal.
Claim 13
Dependent Claim
38 words
The method of claim 1 wherein said high-k, high-temperature metal oxide is formed by a deposition process selected from the group consisting of chemical vapor deposition (CVD), plasma-assisted CVD, sputtering, atomic layer deposition and other like deposition processes.
Claim 14
Dependent Claim
22 words
The method of claim 1 wherein said high-k, high-temperature metal oxide has a thickness of from about 5 to about 30 Å.
Claim 15
Dependent Claim
18 words
The method of claim 1 wherein said gate conductor is polysilicon, W, Ta, TiN and other like conductors.
Claim 16
Dependent Claim
19 words
The method of claim 1 wherein step (g) comprises a damascene processing step, wherein a chemical etchant is employed.
Claim 17
Independent Claim
249 words
A method of forming a MOSFET device having low overlap capacitance and a short channel length comprising the steps of: (i) providing a semiconductor structure having a dummy film stack formed on a surface of a substrate, said dummy film stack comprising at least a pad oxide layer formed on said surface of said substrate, a polysilicon layer on said pad oxide layer, and a SiO 2 layer formed on said polysilicon layer; (ii) removing selective portions of said dummy film stack stopping on said pad oxide layer so as to provide a patterned dummy gate region; (iii) removing said SiO 2 layer from said patterned dummy gate region; (iv) forming activated source/drain extensions in said substrate beneath said dummy gate region; (v) forming spacers on sidewalls of said dummy gate region; (vi) forming activated source/drain regions in said substrate; (vii) forming silicide regions in portions of said pad oxide layer and in said polysilicon layer of said dummy gate region; (viii) forming an insulator layer surrounding said dummy gate region; (ix) planarizing said insulator layer stopping at said polysilicon layer in said dummy gate region; (x) forming an opening so as to expose a portion of said substrate, said opening being formed by removing said polysilicon layer of said dummy gate and by tapering a portion of said pad oxide layer of said dummy gate; (xi) forming a high-k, low-temperature metal oxide in said opening; and (xii) filling said opening with a gate conductor deposited at low temperatures.
Claim 18
Independent Claim
249 words
A method of forming a MOSFET device having low overlap capacitance and a short channel length comprising the steps of: (i) providing a semiconductor structure having a dummy film stack formed on a surface of a substrate, said dummy film stack comprising at least a pad oxide layer formed on said surface of said substrate, a polysilicon layer on said pad oxide layer, and a SiO 2 layer formed on said polysilicon layer; (ii) removing selective portions of said dummy film stack stopping on said pad oxide layer so as to provide a patterned dummy gate region; (iii) removing said SiO 2 layer from said patterned dummy gate region; (iv) forming activated source/drain extensions in said substrate beneath said dummy gate region; (v) forming spacers on sidewalls of said dummy gate region; (vi) forming activated source/drain regions in said substrate; (vii) forming silicide regions in portions of said pad oxide layer and in said polysilicon layer of said dummy gate region; (viii) forming an insulator layer surrounding said dummy gate region; (ix) planarizing said insulator layer stopping at said polysilicon layer in said dummy gate region; (x) forming an opening so as to expose a portion of said substrate, said opening being formed by removing said polysilicon layer of said dummy gate and by tapering a portion of said pad oxide layer of said dummy gate; (xi) forming a high-k, low-temperature metal oxide in said opening; and (xii) filling said opening with a gate conductor deposited at low temperatures.
Claim 19
Dependent Claim
13 words
The method of claim 16 wherein said substrate includes isolation regions formed therein.
Claim 20
Dependent Claim
18 words
The method of claim 17 wherein said isolation regions include an oxide liner and a trench dielectric material.
Claim 21
Dependent Claim
27 words
The method of claim 16 wherein said substrate is a semiconducting material selected from the group consisting of Si, Ge, SiGe, GaAs, InAs, InP and layered semiconductors.
Claim 22
Dependent Claim
23 words
The method of claim 16 wherein step (ii) comprises providing a resist, patterning said resist and etching areas not including the patterned resist.
Claim 23
Dependent Claim
16 words
The method of claim 16 wherein said SiO 2 layer is removed utilizing a chemical etchant.
Claim 24
Dependent Claim
40 words
The method of claim 16 wherein said insulator layer is formed by a deposition process selected from the group consisting of CVD, low pressure CVD, plasma-assisted CVD and other like deposition processes that are capable of forming a conformal layer.
Claim 25
Dependent Claim
16 words
The method of claim 16 wherein said planarizing is carried out by chemical-mechanical polishing or grinding.
Claim 26
Dependent Claim
16 words
The method of claim 16 wherein step (x) is conducted utilizing a chemical oxide removal process.
Claim 27
Dependent Claim
21 words
The method of claim 24 wherein said chemical oxide removal process is conducted in a vapor of HF and NH 3.
Claim 28
Dependent Claim
23 words
The method of claim 24 wherein said chemical oxide removal process is carried out at a pressure of about 8 millitorr or below.
Claim 29
Dependent Claim
38 words
The method of claim 1 wherein said high-k, low-temperature metal oxide is ZrO 2 , barium titanate, strontium titanate and barium strontium titanate. or any other oxide that degrades when a 950-1050° C., 10 second anneal is employed.
Claim 30
Dependent Claim
38 words
The method of claim 16 wherein said high-k, low-temperature metal oxide is formed by a deposition process selected from the group consisting of chemical vapor deposition (CVD), plasma-assisted CVD, sputtering, atomic layer deposition and other like deposition processes.
Claim 31
Dependent Claim
22 words
The method of claim 16 wherein said high-k, low-temperature metal oxide has a thickness of from about 5 to about 30 Å.
Claim 32
Dependent Claim
36 words
The method of claim 16 wherein said high-k, low-temperature oxide is annealed in N 2 at a temperature of about 950° C. or below and for a time period of from about 30 seconds or less.
Claim 33
Dependent Claim
18 words
The method of claim 16 wherein said gate conductor is polysilicon, W, Ta, TiN and other like conductors.
References Cited (Backward Citations)
US6008095A
Cited
US6087231A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2004-08-06 | 2005-02-05 | 2005-08-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2008-08-06 | 2009-02-05 | 2009-08-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2012-08-06 | 2013-02-05 | 2013-08-07 | $7700.00 | Window Closed / Lapsed |