Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
82 words
A memory device comprising: a plurality of memory cells configuring a DRAM, a selection means for selecting one access-target memory cell out of said plurality of memory cells in accordance with a level of a byte-enable signal when a level of a row address strobe signal changes, a reading means for reading byte-unit data from the access-target memory cell selected by said selection means, and a writing means for writing byte-unit data into the access-target memory cell selected by said selection means.
Claim 2
Dependent Claim
82 words
A memory device comprising: a plurality of memory cells configuring a DRAM, a selection means for selecting one access-target memory cell out of said plurality of memory cells in accordance with a level of a byte-enable signal when a level of a row address strobe signal changes, a reading means for reading byte-unit data from the access-target memory cell selected by said selection means, and a writing means for writing byte-unit data into the access-target memory cell selected by said selection means.
Claim 3
Dependent Claim
81 words
A memory device according to claim 1 , wherein when the level of the byte-enable signal associated with an arbitrary memory cell is in a “L” level at a fall of the row address strobe signal, said selection means eliminates the memory cell from being an access-target memory cell, whereas when the level of the byte-enable signal associated with an arbitrary memory cell is in a “H” level, said selection means determines the memory cell to be an access-target memory cell.
Claim 4
Dependent Claim
32 words
A memory device according to claim 2 , wherein said selection means inactivates reading means and writing means which are connected with the memory cell eliminated from being an access-target memory cell.
Claim 5
Dependent Claim
91 words
A memory device comprising: a plurality of memory cells configuring a DRAM, a selection means for selecting one access-target memory cell out of said plurality of memory cells in accordance with a level of a byte-enable signal when a level of a row address strobe signal and a level of a column address strobe signal change, a reading means for reading byte-unit data from the access-target memory cell selected by a selection means, and a writing means for writing byte-unit data into the access-target memory cell selected by said selection means.
Claim 6
Dependent Claim
91 words
A memory device comprising: a plurality of memory cells configuring a DRAM, a selection means for selecting one access-target memory cell out of said plurality of memory cells in accordance with a level of a byte-enable signal when a level of a row address strobe signal and a level of a column address strobe signal change, a reading means for reading byte-unit data from the access-target memory cell selected by a selection means, and a writing means for writing byte-unit data into the access-target memory cell selected by said selection means.
Claim 7
Dependent Claim
60 words
A memory device according to claim 4 , wherein said selection means determines an arbitrary memory cell to be an access target memory cell, only when the level of the byte-enable signal associated with said arbitrary memory cell is in a “H” level at a fall of the row address strobe signal and that of the column address strobe signal.
Claim 8
Dependent Claim
33 words
A memory device according to claim 5 , wherein said selection means inactivates reading means and the writing means which are connected with a memory cell eliminated from being an access-target memory cell.
Claim 9
Dependent Claim
62 words
A memory device according to claim 6 , wherein even when the byte-enable signal is in the “H” level at the fall of the row address strobe signal, if the byte-enable signal is in a “L” level at a fall of the column address strobe signal, said selection means inactivates only some particular elements configuring the reading means and the writing means.
Claim 10
Dependent Claim
23 words
A memory device according to claim 4 further comprising a decode means for generating the byte-enable signal in accordance with an address signal.