Patent US6353889B1 successfully refreshed from Google Patents.
Patent US6243279B1 successfully refreshed from Google Patents.
US6243279B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor integrated circuit device
Assignee: Renesas Electronics Corp
•
Filing: 1998-09-16
•
Granted: 2001-06-05
•
Expires: 2018-09-16
Abstract
Abstract A semiconductor integrated circuit device includes a main memory portion and a sub memory portion including a plurality of memory cell groups, wherein a bi-directional data transfer is performed between an arbitrary area of the main memory portion and each of the plurality of the memory cell groups and the plurality of the memory cell groups function as independent cache memories, respectively. Therefore, the semiconductor integrated circuit device of the present invention has a main memory suitable for being accessed from a plurality of data processors.
Inventors
- 👤 Taketo Maesako
- 👤 Kouki Yamamoto
- 👤 Yoshinori Matsui
- 👤 Kenichi Sakakibara
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 19:47
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/10; G11C7/1072; G11C11/00; G11C11/005; G11C7/1015; G11C7/103; G11C7/1045; G11C7/1075
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
115 words
A semiconductor integrated circuit device comprising, on a single semiconductor chip: a main memory portion; a sub memory portion including a plurality of groups of memory cells; a data transfer circuit performing a bi-directional data transfer between each of said plurality of groups of memory cells and an associated arbitrary area of said main memory portion; and a sub memory portion control circuit which renders each group of memory cells of said sub memory portion operated in data input/output in one of a plurality of data input/output modes, independently, each of said groups of memory cells functioning as a cache memory unit to copy an associated part of data stored in said main memory portion.
Claim 2
Dependent Claim
115 words
A semiconductor integrated circuit device comprising, on a single semiconductor chip: a main memory portion; a sub memory portion including a plurality of groups of memory cells; a data transfer circuit performing a bi-directional data transfer between each of said plurality of groups of memory cells and an associated arbitrary area of said main memory portion; and a sub memory portion control circuit which renders each group of memory cells of said sub memory portion operated in data input/output in one of a plurality of data input/output modes, independently, each of said groups of memory cells functioning as a cache memory unit to copy an associated part of data stored in said main memory portion.
Claim 3
Dependent Claim
57 words
The device as claimed in claim 1 , wherein said sub memory portion control circuit includes a plurality of registers coupled to a corresponding one of said groups of memory cells, each of said registers storing data input/output mode information to set said data input/output mode for said corresponding one of said groups of memory cells, independently.
Claim 4
Dependent Claim
28 words
The device as claimed in claim 2 , wherein said information indicates at least one of a latency information and a lap type information for accessing said group.
Claim 5
Dependent Claim
20 words
The device as claimed in claim 2 , wherein said information indicates a burst length information for accessing said group.
Claim 6
Dependent Claim
21 words
The device as claimed in claim 1 , wherein a data input/output mode is pre-set in a continuous memory access operation.
Claim 7
Dependent Claim
24 words
The device as claimed in claim 1 , wherein an accessing operation is performed without a data input/output mode necessarily being set each time.
Claim 8
Dependent Claim
28 words
The device as claimed in claim 6 , wherein said accessing operation is performed by a plurality of CPUs and memory masters accessing the sub memory portion continuously.
Claim 9
Dependent Claim
28 words
The device as claimed in claim 1 , wherein said accessing operation is performed by a plurality of CPUs and memory masters accessing the sub memory portion continuously.
Claim 10
Dependent Claim
57 words
The device as claimed in claim 1 , wherein said sub memory portion control circuit sets a first input/output mode to access a first portion of said sub memory portion and a second input/output mode to access a second portion of said sub memory portion, said access being performed by first and second central processing units (CPUs).
Claim 11
Dependent Claim
26 words
The device as claimed in claim 8 , wherein said access by said second CPU is performed without re-setting an accessing mode for said second CPU.
Claim 12
Dependent Claim
94 words
A semiconductor integrated circuit device comprising, on a semiconductor chip: a main memory portion; a sub memory portion including a plurality of groups of memory cells; a data transfer circuit performing a bi-directional data transfer between each of said plurality of groups of memory cells and an associated arbitrary area of said main memory portion; and a sub memory portion control circuit which independently controls each group of said plurality of groups of memory cells of said sub memory portion in a data input/output operation in one of a plurality of data input/output modes.
Claim 13
Dependent Claim
94 words
A semiconductor integrated circuit device comprising, on a semiconductor chip: a main memory portion; a sub memory portion including a plurality of groups of memory cells; a data transfer circuit performing a bi-directional data transfer between each of said plurality of groups of memory cells and an associated arbitrary area of said main memory portion; and a sub memory portion control circuit which independently controls each group of said plurality of groups of memory cells of said sub memory portion in a data input/output operation in one of a plurality of data input/output modes.
Claim 14
Dependent Claim
34 words
The device as claimed in claim 11 , wherein each of said groups of memory cells comprises a cache memory unit to copy an associated part of data stored in said main memory portion.
Claim 15
Dependent Claim
36 words
The device as claimed in claim 11 , wherein after a first data input/output operation, a second data input/output operation of others of said groups of memory cells is performed without a control signal being inputted.
Claim 16
Dependent Claim
20 words
The device as claimed in claim 11 , wherein a data input/output operation is performed without resetting an input/output mode.
Claim 17
Dependent Claim
21 words
The device as claimed in claim 11 , further comprising a data input/output mode memory connected to said sub memory portion.
Claim 18
Dependent Claim
37 words
The device as claimed in claim 15 , wherein said data input/output mode memory comprises portions having a 1:1 correspondence respectively with each group of said plurality of groups of memory cells of said sub memory portion.
Claim 19
Dependent Claim
32 words
The device as claimed in claim 15 , wherein portions of said data input/output mode memory have a correspondence to a plurality of groups of memory cells of said sub memory portion.
Claim 20
Dependent Claim
21 words
The device as claimed in claim 11 , wherein a data input/output mode is pre-set in a continuous memory access operation.
Claim 21
Dependent Claim
24 words
The device as claimed in claim 11 , wherein an accessing operation is performed without a data input/output mode necessarily being set each time.
Claim 22
Dependent Claim
57 words
The device as claimed in claim 11 , wherein said sub memory portion control circuit sets a first input/output mode to access a first portion of said sub memory portion and a second input/output mode to access a second portion of said sub memory portion, said access being performed by first and second central processing units (CPUs).
Claim 23
Dependent Claim
26 words
The device as claimed in claim 20 , wherein said access by said second CPU is performed without re-setting an accessing mode for said second CPU.
References Cited (Backward Citations)
JPS5720983A
Cited
JPS607690A
Cited
JPS6238590A
Cited
JPH01146187A
Cited
JPH03286495A
Cited
US5509132A
Cited
JPH04252486A
Cited
US5305280A
Cited
JPH04318389A
Cited
JPH052872A
Cited
US5650968A
Cited
JPH05210974A
Cited
EP0535701A1
Cited
US5887272A
Cited
WO1994023374A2
Cited
US5581513A
Cited
US5657287A
Cited
US5761694A
Cited
JPH10326486A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2004-06-04 | 2004-12-04 | 2005-06-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2008-06-04 | 2008-12-04 | 2009-06-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2012-06-04 | 2012-12-04 | 2013-06-05 | $7700.00 | Window Closed / Lapsed |