Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
194 words
A repair signal generating circuit comprising: a power supply; a first p-channel transistor having a source, a gate, and a drain, wherein said source is connected to said power supply, and a reset signal is input into said gate; a fuse having a grounded first terminal; an n-channel transistor, having a source, a gate, and a drain, wherein said source is connected to a second terminal of said fuse, the reset signal is input into said gate, and said drain is connected with said drain of said first p-channel transistor; a second p-channel transistor having a source, a gate, and a drain, wherein said source is connected to said power supply, said drain is connected to said drains of said first p-channel transistor and said n-channel transistor, said second p-channel transistor having an on-resistance higher than that of said n-channel transistor; and an inverter having an input terminal and an output terminal, wherein said input terminal is connected to said drains of said first p-channel transistor and said n-channel transistor, and said output terminal is connected to said gate of said second p-channel transistor, said inverter outputting a repair signal from said output terminal.
Claim 2
Dependent Claim
194 words
A repair signal generating circuit comprising: a power supply; a first p-channel transistor having a source, a gate, and a drain, wherein said source is connected to said power supply, and a reset signal is input into said gate; a fuse having a grounded first terminal; an n-channel transistor, having a source, a gate, and a drain, wherein said source is connected to a second terminal of said fuse, the reset signal is input into said gate, and said drain is connected with said drain of said first p-channel transistor; a second p-channel transistor having a source, a gate, and a drain, wherein said source is connected to said power supply, said drain is connected to said drains of said first p-channel transistor and said n-channel transistor, said second p-channel transistor having an on-resistance higher than that of said n-channel transistor; and an inverter having an input terminal and an output terminal, wherein said input terminal is connected to said drains of said first p-channel transistor and said n-channel transistor, and said output terminal is connected to said gate of said second p-channel transistor, said inverter outputting a repair signal from said output terminal.
Claim 3
Dependent Claim
30 words
The repair signal generating circuit according to claim 1 , including a capacitor connected between said power supply and said drains of said first p-channel transistor and said n-channel transistor.
Claim 4
Dependent Claim
51 words
The repair signal generating circuit according to claim 1 further comprising a delay circuit for delaying the reset signal representing a reset release, wherein the reset signal representing the reset release is delayed and output to circuits of a semiconductor integrated circuit on which said repair signal generating circuit is mounted.
Claim 5
Dependent Claim
47 words
The repair signal generating circuit according to claim 3 , wherein said delay circuit comprises a plurality of stages of first flip-flop circuits and the reset signal representing the reset release is delayed and output in synchronization with a system clock supplied to the semiconductor integrated circuit.
Claim 6
Dependent Claim
113 words
The repair signal generating circuit according to claim 4 further comprising: a second flip-flop circuit which latches and outputs the repair signal output by said inverter in response to reset signals output by said plurality of first flip-flop circuits; a third flip-flop circuit which further delays the reset signals output by said plurality of stages of first flip-flop circuits; and a reset signal input circuit which produces an AND result of an inversion of the reset signal output by said third flip-flop circuit and the reset signal to be input into said repair signal generating circuit, and outputs the AND result to said gates of said first p-channel transistor and said n-channel transistor.