Patent JPS6173382A successfully refreshed from Google Patents.
Patent US6191972B1 successfully refreshed from Google Patents.
US6191972B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Magnetic random access memory circuit
Assignee: NEC Corp
•
Filing: 2000-05-01
•
Granted: 2001-02-20
•
Expires: 2020-05-01
Abstract
Abstract A magnetic random access memory circuit comprises first and second row decoders receiving a part of a given address, first and second column decoders receiving the other part of a given address, a plurality of pairs of sense lines connected between output terminals of the first row decoder and output terminals of the second row decoder, each pair of sense lines being located adjacent to each other, a plurality of word lines connected between output terminals of the first column decoder and output terminals of the second column decoder, and extending to intersect the sense lines so that intersections of the sense lines and the word lines are located in the form of a matrix. A memory array includes a plurality of cell pairs distributed over the matrix, each cell pair including a memory cell and a reference cell located adjacent to each other. Each of the memory cell and the reference cell includes a magneto-resistive element. The memory cell and the reference cell of each cell pair are located at intersections of one word line and one pair of sense lines, respectively. The memory cell of the each cell pair is connected between one sense line of the one pair of sense lines and the one word line, and the reference cell of the each cell pair is connected between the other sense line of the one pair of sense lines and the one word line.
Inventors
- 👤 Sadahiko Miura
- 👤 Hideaki Numata
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 04:33
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/02; G11C11/16; G11C11/14; G11C11/15; G11C11/165; G11C11/1673
Claims Analysis
Total Claims: 22
Claim 1
Independent Claim
221 words
A magnetic random access memory circuit comprising: a row decoding means receiving a part of a given address; a column decoding means receiving the other part of a given address; a plurality of pairs of sense lines connected to output terminals of said row decoding means, each pair of sense lines being located adjacent to each other; a plurality of word lines connected to output terminals of said column decoding means, said word lines extending to intersect said sense lines so that intersections of said sense lines and said word lines are located in the form of a matrix; a memory array including a plurality of cell pairs distributed over said matrix, each cell pair including a memory cell and a reference cell located adjacent to each other, each of said memory cell and said reference cell including a magneto-resistive element; said memory cell and said reference cell of each cell pair being located at intersections of one word line and one pair of sense lines, respectively, said memory cell of said each cell pair being connected between one sense line of said one pair of sense lines and said one word line, and said reference cell of said each cell pair being connected between the other sense line of said one pair of sense lines and said one word line.
Claim 2
Dependent Claim
221 words
A magnetic random access memory circuit comprising: a row decoding means receiving a part of a given address; a column decoding means receiving the other part of a given address; a plurality of pairs of sense lines connected to output terminals of said row decoding means, each pair of sense lines being located adjacent to each other; a plurality of word lines connected to output terminals of said column decoding means, said word lines extending to intersect said sense lines so that intersections of said sense lines and said word lines are located in the form of a matrix; a memory array including a plurality of cell pairs distributed over said matrix, each cell pair including a memory cell and a reference cell located adjacent to each other, each of said memory cell and said reference cell including a magneto-resistive element; said memory cell and said reference cell of each cell pair being located at intersections of one word line and one pair of sense lines, respectively, said memory cell of said each cell pair being connected between one sense line of said one pair of sense lines and said one word line, and said reference cell of said each cell pair being connected between the other sense line of said one pair of sense lines and said one word line.
Claim 3
Dependent Claim
74 words
A magnetic random access memory circuit claimed in claim 1 wherein each of said memory cell and said reference cell includes a diode connected in series to said magneto-resistive element, one end of a series circuit formed of said diode and said magneto-resistive element being connected to a corresponding sense line, and the other end of said series circuit formed of said diode and said magneto-resistive element being connected to a corresponding word line.
Claim 4
Dependent Claim
88 words
A magnetic random access memory circuit claimed in claim 1 wherein each of said memory cell and said reference cell includes a pass transistor connected in series to said magneto-resistive element, one end of a series circuit formed of said pass transistor and said magneto-resistive element being connected to a corresponding sense line, and the other end of said series circuit formed of said pass transistor and said magneto-resistive element being connected to a corresponding word line, said pass transistor being on-off controlled by said row decoding means.
Claim 5
Dependent Claim
131 words
A magnetic random access memory circuit claimed in claim 1 wherein said row decoding means includes a pair of row decoders each receiving said part of a given address, and said column decoding means includes a pair of column decoders each receiving the other part of a given address, each of said sense lines being connected between one output of plural outputs of one row decoder of said pair of row decoders and a corresponding output of plural outputs of the other row decoder of said pair of row decoders, each of said word lines being connected between one output of plural outputs of one column decoder of said pair of column decoders and a corresponding output of plural outputs of the other column decoder of said pair of column decoders.
Claim 6
Dependent Claim
81 words
A magnetic random access memory circuit claimed in claim 4 wherein in a writing operation, said pair of row decoders supply one selected pair of sense lines with an electric current which flows in a direction corresponding to the value of a binary information to be written, and said pair of column decoders supply an electric current of a predetermined direction regardless of the value of said binary information to be written, in a selected word line of said word lines.
Claim 7
Dependent Claim
45 words
A magnetic random access memory circuit claimed in claim 1 wherein in a reading operation, said row decoding means and said column decoding means flow the same current in said memory cell and said reference cell of a selected cell pair to be read out.
Claim 8
Dependent Claim
52 words
A magnetic random access memory circuit claimed in claim 6 further including a comparing means for comparing a potential at a sense line side terminal of said memory cell of said selected cell pair with a potential of a sense line side terminal of said reference cell of said selected cell pair.
Claim 9
Dependent Claim
136 words
A magnetic random access memory circuit claimed in claim 7 wherein said comparing means includes a comparator having a non-inverted input and an inverted input, first and second subsidiary lines connected to said non-inverted input and said inverted input of said comparator, respectively, a plurality of first switch transistors each having one end connected in common to said first subsidiary line and the other end connected to one sense line of a corresponding one pair of sense lines, and a plurality of second switch transistors each having one end connected in common to said second subsidiary line and the other end connected to the other sense line of said corresponding one pair of sense lines, said plurality of first switch transistors and said plurality of second switch transistors being on-off controlled by said row decoding means.
Claim 10
Dependent Claim
67 words
A magnetic random access memory circuit claimed in claim 1 further including a first means for flowing a current in said memory cell and said reference cell of a selected cell pair in a reading operation, and a second means for comparing a voltage drop in said memory cell of said selected cell pair with a voltage drop of said reference cell of said selected cell pair.
Claim 11
Dependent Claim
21 words
A magnetic random access memory circuit claimed in claim 1 wherein said magneto-resistive element is constituted of a spin-polarized tunneling element.
Claim 12
Dependent Claim
226 words
A magnetic random access memory circuit comprising: a row decoding means receiving a part of a given address; a column decoding means receiving the other part of a given address; a plurality of sense lines connected to output terminals of said row decoding means; a plurality of word lines connected to output terminals of said column decoding means, said word lines extending to intersect said sense lines so that intersections of said sense lines and said word lines are located in the form of a matrix; a memory array including a plurality of memory cells and a plurality of reference cells distributed over said matrix and located said intersections of said sense lines and said word lines, said plurality of reference cells being located along at least one predetermined sense line of said sense lines and connected at its one end in common to said at least one predetermined sense line and at its other end to said word lines, respectively, said plurality of memory cells being located along the other sense lines of said sense lines, said memory cells located along each sense line of the other sense lines being connected at its one end in common to said each sense line and at its other end to said word lines, respectively, each of said memory cells and said reference cells including a magneto-resistive element.
Claim 13
Dependent Claim
226 words
A magnetic random access memory circuit comprising: a row decoding means receiving a part of a given address; a column decoding means receiving the other part of a given address; a plurality of sense lines connected to output terminals of said row decoding means; a plurality of word lines connected to output terminals of said column decoding means, said word lines extending to intersect said sense lines so that intersections of said sense lines and said word lines are located in the form of a matrix; a memory array including a plurality of memory cells and a plurality of reference cells distributed over said matrix and located said intersections of said sense lines and said word lines, said plurality of reference cells being located along at least one predetermined sense line of said sense lines and connected at its one end in common to said at least one predetermined sense line and at its other end to said word lines, respectively, said plurality of memory cells being located along the other sense lines of said sense lines, said memory cells located along each sense line of the other sense lines being connected at its one end in common to said each sense line and at its other end to said word lines, respectively, each of said memory cells and said reference cells including a magneto-resistive element.
Claim 14
Dependent Claim
74 words
A magnetic random access memory circuit claimed in claim 11 wherein each of said memory cells and said reference cells includes a diode connected in series to said magneto-resistive element, one end of a series circuit formed of said diode and said magneto-resistive element being connected to a corresponding sense line, and the other end of said series circuit formed of said diode and said magneto-resistive element being connected to a corresponding word line.
Claim 15
Dependent Claim
87 words
A magnetic random access memory circuit claimed in claim 11 wherein each of said memory cells and said reference cells includes a transistor connected in series to said magneto-resistive element, one end of a series circuit formed of said pass transistor and said magneto-resistive element being connected to a corresponding sense line, and the other end of said series circuit formed of said pass transistor and said magneto-resistive element being connected to a corresponding word line, said pass transistor being on-off controlled by said row decoding means.
Claim 16
Dependent Claim
131 words
A magnetic random access memory circuit claimed in claim 11 wherein said row decoding means includes a pair of row decoders each receiving said part of a given address, and said column decoding means includes a pair of column decoders each receiving the other part of a given address, each of said sense lines being connected between one output of plural outputs of one row decoder of said pair of row decoders and a corresponding output of plural outputs of the other row decoder of said pair of row decoders, each of said word lines being connected between one output of plural outputs of one column decoder of said pair of column decoders and a corresponding output of plural outputs of the other column decoder of said pair of column decoders.
Claim 17
Dependent Claim
83 words
A magnetic random access memory circuit claimed in claim 4 wherein in a writing operation, said pair of row decoders supply a selected sense line of said sense lines with an electric current which flows in a direction corresponding to the value of a binary information to be written, and said pair of column decoders supply an electric current of a predetermined direction regardless of the value of said binary information to be written, in a selected word line of said word lines.
Claim 18
Dependent Claim
89 words
A magnetic random access memory circuit claimed in claim 11 wherein in a reading operation, said row decoding means and said column decoding means flow the same current in a selected memory cell at an interconnection of a selected one of said sense lines other than said at least one predetermined sense line and a selected one of said word lines, and a selected reference cell at an interconnection of said at least one predetermined sense line of said sense lines and said selected one of said word lines.
Claim 19
Dependent Claim
44 words
A magnetic random access memory circuit claimed in claim 6 further including a comparing means for comparing a potential at a sense line side terminal of said selected memory cell with a potential of a sense line side terminal of said selected reference cell.
Claim 20
Dependent Claim
134 words
A magnetic random access memory circuit claimed in claim 7 wherein said comparing means includes a comparator having a non-inverted input and an inverted input, first and second subsidiary lines connected to said non-inverted input and said inverted input of said comparator, respectively, a plurality of first switch transistors each having one end connected in common to said first subsidiary line and the other end connected to a corresponding one of said sense lines other than said at least one predetermined sense line, and at least one second switch transistor having one end connected to said second subsidiary line and the other end connected to said at least one predetermined sense line, said plurality of first switch transistors and said at least one second switch transistor being on-off controlled by said row decoding means.
Claim 21
Dependent Claim
103 words
A magnetic random access memory circuit claimed in claim 11 further including a first means for flowing a current in a selected memory cell at an interconnection of a selected one of said sense lines other than said at least one predetermined sense line and a selected one of said word lines, and a selected reference cell at an interconnection of said at least one predetermined sense line of said sense lines and said selected one of said word lines, and a second means for comparing a voltage drop in said selected memory cell with a voltage drop of said selected reference cell.
Claim 22
Dependent Claim
21 words
A magnetic random access memory circuit claimed in claim 11 wherein said magneto-resistive element is constituted of a spin-polarized tunneling element.
References Cited (Backward Citations)
US5173873A
Cited
US5329480A
Cited
US5640343A
Cited
US5699293A
Cited
US5748519A
Cited
US5852574A
Cited
US6055179A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2004-02-20 | 2004-08-21 | 2005-02-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2008-02-20 | 2008-08-21 | 2009-02-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2012-02-20 | 2012-08-21 | 2013-02-20 | $7700.00 | Window Closed / Lapsed |