US5699293A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of operating a random access memory device having a plurality of pairs of memory cells as the memory device
Assignee: NXP USA Inc
•
Filing: 1996-10-09
•
Granted: 1997-12-16
•
Expires: 2016-10-09
Abstract
Abstract A magnetic random access memory device (10) has a plurality of pairs of memory cells (21a,21b), a column decoder (31), a row decoder (32), and a comparator (60). The pair of memory cells (21a,21b) is designated by column decoder (31) and row decoder (32) in response to a memory address. Complementary bits ("0" and "1") are stored in the pair of memory cells (21a,21b). When the state in the pair of memory cell (21a,21b) is read, both bits in the pair of memory cells (21a,21b) are compared to produce an output at one read cycle time to a bit line (70). This memory device omits a conventional auto-zeroing step so that a high speed MRAM device can be attained.
Inventors
- 👤 Saied N. Tehrani
- 👤 Xiaodong T. Zhu
- 👤 Eugene Chen
- 👤 Mark Durlam
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 19:28
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/02; G11C11/14; G11C11/15; G11C11/16; G11C11/165; G11C11/1659; G11C11/161; G11C11/1673; G11C11/1675
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
70 words
A method of operating a magnetic random access memory having a plurality of pairs of memory cells comprising the steps of: connecting a pair of word lines associated with the pair of memory cells in series in a "write" mode and connecting the pair of the word lines in parallel in a "read" mode; and connecting a pair of sense lines associated with the pair of memory cells in parallel.
Claim 2
Independent Claim
70 words
A method of operating a magnetic random access memory having a plurality of pairs of memory cells comprising the steps of: connecting a pair of word lines associated with the pair of memory cells in series in a "write" mode and connecting the pair of the word lines in parallel in a "read" mode; and connecting a pair of sense lines associated with the pair of memory cells in parallel.
Claim 3
Dependent Claim
71 words
The method of claim 1 wherein the step of connecting a pair of word lines associated with the pair of memory cells in series in a "write" mode includes a step of connecting one end of the word lines connected in series to a first voltage level and connecting the other end of the word lines connected in series to a second voltage level lower than the first voltage level, respectively.
Claim 4
Dependent Claim
78 words
The method of claim 2 wherein the step of connecting one end of the word lines connected in series to a first voltage level and connecting the other end of the word lines connected in series to a second voltage level includes a step of connecting the one end of the word lines connected in series to a power voltage level and connecting the other end of the word lines connected in series to a ground level, respectively.
Claim 5
Dependent Claim
68 words
The method of claim 1 wherein the step of connecting a pair of word lines in parallel in a "read" mode includes a step of connecting both of one ends of the word lines connected in parallel to a first voltage level and connecting both of the other ends of the word lines connected in parallel to a second voltage level lower than the first voltage level, respectively.
Claim 6
Dependent Claim
86 words
The method of claim 4 wherein the step of connecting both of one ends of the word lines connected in parallel to a first voltage level and connecting both of the other ends of the word lines connected in parallel to a second voltage level includes a step of connecting both of one ends of the word lines connected in parallel to a power voltage level and connecting both of the other ends of the word lines connected in parallel to a ground voltage level, respectively.
Claim 7
Dependent Claim
61 words
The method of claim 1 wherein the step of connecting a pair of sense lines associated with the pair of memory cells in parallel includes a step of connecting both one ends of the pair of sense lines to a ground voltage level and connecting both of the other ends of the pair of sense lines to inputs of a comparator.
Claim 8
Dependent Claim
64 words
The method of claim 1 wherein the step of connecting a pair of word lines in series in a "write" mode and in parallel in a "read" mode includes a step of selecting the word lines corresponding to a memory address, and the step of connecting a pair of sense lines includes a step of selecting the sense lines corresponding to the memory address.
Claim 9
Dependent Claim
23 words
The method of claim 1 further including a step of evaluating states stored in the pair of memory cells to produce an output.
Claim 10
Dependent Claim
17 words
The method of claim 8 further including a step of providing the output to a bit line.
Claim 11
Dependent Claim
30 words
The method of claim 1 further including a step of storing a first state and a second state opposite to the first state in the pair of memory cells, respectively.
Claim 12
Independent Claim
202 words
A method of operating a magnetic random access memory having a plurality of pairs of memory cells, a plurality of pairs of word lines, and a plurality of pairs of sense lines, each memory cell being located adjacent an intersection of the word line and the sense line, the method comprising the steps of: connecting one end of the pair of word lines connected in series to a first voltage level and an other end of the pair of word lines connected in series to a second voltage level lower than the first voltage level in a "write" mode, and connecting both of one ends of the pair of word lines connected in parallel to the first voltage level and both of the other ends of the pair of word lines connected in parallel to the second voltage level in a "read" mode; connecting both one ends of the pair of sense lines to the second voltage level and each of the other ends of the pair of sense lines to a first input and a second input of a comparator, respectively; and evaluating voltage levels applied at the first input and the second input of the comparator to produce an output.
Claim 13
Independent Claim
202 words
A method of operating a magnetic random access memory having a plurality of pairs of memory cells, a plurality of pairs of word lines, and a plurality of pairs of sense lines, each memory cell being located adjacent an intersection of the word line and the sense line, the method comprising the steps of: connecting one end of the pair of word lines connected in series to a first voltage level and an other end of the pair of word lines connected in series to a second voltage level lower than the first voltage level in a "write" mode, and connecting both of one ends of the pair of word lines connected in parallel to the first voltage level and both of the other ends of the pair of word lines connected in parallel to the second voltage level in a "read" mode; connecting both one ends of the pair of sense lines to the second voltage level and each of the other ends of the pair of sense lines to a first input and a second input of a comparator, respectively; and evaluating voltage levels applied at the first input and the second input of the comparator to produce an output.
Claim 14
Dependent Claim
205 words
A magnetic random access memory device comprising: a memory array comprising: a plurality of pairs of memory cells, each memory cell having a portion of magnetic material for storing states, a plurality of pairs of word lines, a pair of word lines being associated with a pair of memory cells for providing a word current by which magnetic fields for storing and sensing states are applied to portions of magnetic material in the pair of memory cells, and a plurality of pairs of sense lines, a pair of sense lines being associated with the pair of memory cells for sensing states stored in the pair of memory cells; a comparator, connected to the pair of sense lines, for evaluating states in the pair of memory cells to produce an output; a first decoder for connecting the pair of word lines in series in a "write" mode and connecting the pair of word lines in parallel in a "read" mode; and a second decoder for connecting the pair of sense lines in parallel to inputs of a detector; wherein a first state and a second state opposite to the first state are stored in each pair of memory cells designated by the first and second decoders.
Claim 15
Dependent Claim
205 words
A magnetic random access memory device comprising: a memory array comprising: a plurality of pairs of memory cells, each memory cell having a portion of magnetic material for storing states, a plurality of pairs of word lines, a pair of word lines being associated with a pair of memory cells for providing a word current by which magnetic fields for storing and sensing states are applied to portions of magnetic material in the pair of memory cells, and a plurality of pairs of sense lines, a pair of sense lines being associated with the pair of memory cells for sensing states stored in the pair of memory cells; a comparator, connected to the pair of sense lines, for evaluating states in the pair of memory cells to produce an output; a first decoder for connecting the pair of word lines in series in a "write" mode and connecting the pair of word lines in parallel in a "read" mode; and a second decoder for connecting the pair of sense lines in parallel to inputs of a detector; wherein a first state and a second state opposite to the first state are stored in each pair of memory cells designated by the first and second decoders.
Claim 16
Dependent Claim
21 words
The magnetic random access memory device of claim 12 wherein the output from the comparator is provided to a bit line.
Claim 17
Dependent Claim
22 words
The magnetic random access memory device of claim 12 wherein the magnetic random access memory device is integrated on a semiconductor substrate.
Claim 18
Dependent Claim
17 words
The magnetic random access memory device of claim 12 wherein the magnetic material is giant magnetoresistive material.
References Cited (Backward Citations)
US5329480A
Cited
US5289410A
Cited
US5295097A
Cited
US5396455A
Cited
US5477482A
Cited
US5587943A
Cited
US5565695A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-12-15 | 2001-06-16 | 2001-12-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-12-15 | 2005-06-16 | 2005-12-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-12-15 | 2009-06-16 | 2009-12-16 | $7700.00 | Window Closed / Lapsed |