US6172401B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Transistor device configurations for high voltage applications and improved device performance
Assignee: Intel Corp
•
Filing: 1998-06-30
•
Granted: 2001-01-09
•
Expires: 2018-06-30
Abstract
Abstract A circuit device that includes a gate overlying an area of a semiconductor substrate, a well formed in the substrate proximate a first edge of the gate and doped with a first concentration of a first dopant, a channel region doped with a first concentration of a second dopant underlying a portion of the gate adjacent the well, a non-conducting region formed in the first portion of the well, and a contact to the second portion of the well distal from the first edge of the gate.
Inventors
- 👤 Adam Brand
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 17:31
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0221; H10D30/60; H10D30/601; H10D30/603; H10D62/00; H10D62/10; H10D62/113; H10D62/115; H10D62/116; H10D62/17; H10D62/213; H10D62/221; H10D62/235; H10D62/299; H10D62/307; H10P; H10P30/00; H10P30/20; H10P30/222
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
96 words
A circuit device comprising: a gate overlaying an area of a semiconductor substrate; a well in the semiconductor substrate, a first portion of the well proximate a first edge of the gate and doped with a first concentration of a first dopant; a channel region doped with a first concentration of a second dopant in the substrate underlying a portion of the gate and adjacent the well; a non-conducting region formed in the first portion of the well; and a first contact adjacent to a source region and a second contact adjacent to a tap region.
Claim 2
Dependent Claim
96 words
A circuit device comprising: a gate overlaying an area of a semiconductor substrate; a well in the semiconductor substrate, a first portion of the well proximate a first edge of the gate and doped with a first concentration of a first dopant; a channel region doped with a first concentration of a second dopant in the substrate underlying a portion of the gate and adjacent the well; a non-conducting region formed in the first portion of the well; and a first contact adjacent to a source region and a second contact adjacent to a tap region.
Claim 3
Dependent Claim
33 words
The circuit device of claim 1 , wherein the second portion of the well comprises one of a P-well and an N-well and is doped with a second concentration of the first dopant.
Claim 4
Dependent Claim
91 words
The circuit device of claim 1 , wherein the well is a first well and the contact is a first contact, the device further comprising: a second well in the semiconductor substrate, a first portion doped with the first concentration of the first dopant and proximate a second edge of the gate; and a second contact to a second portion of the second well distal from the second edge of the gate and doped with the second concentration of the first dopant, wherein the first well resides within the second well.
Claim 5
Dependent Claim
51 words
The circuit device of claim 1 , further comprising: a source region formed in the semiconductor substrate adjacent a second edge of the gate and doped with a second concentration of the first dopant, wherein the source region and the well are separated in the semiconductor substrate by the channel region.
Claim 6
Dependent Claim
31 words
The circuit device of claim 1 , wherein the non-conducting region is a dielectric trench extending into a portion of the well and wherein the entire region underlies a transistor gate.
Claim 7
Dependent Claim
82 words
The circuit device of claim 1 , wherein the well extends a first depth and a first lateral width into the substrate and wherein the non-conducting region is a dielectric trench extending into a third portion of the well such that the first portion of the well has a second lateral width between the channel and the dielectric trench that is one of substantially equivalent to and greater than a second depth between the dielectric trench and the edge of the well.
Claim 8
Dependent Claim
27 words
The circuit device of claim 6 , wherein portions of the first and second wells are formed in the area of the substrate overlaid by the gate.
Claim 9
Dependent Claim
29 words
The circuit device of claim 7 , further comprising a pocket region formed adjacent the source region and a shallow trench isolation (STI) and doped with a second dopant.
Claim 10
Dependent Claim
88 words
The circuit device of claim 3 , wherein the well is a first well and the contact is a first contact, the device further comprising: a second undoped well in the semiconductor substrate, a first portion of the second well proximate the first well a first portion of the second well proximate a second edge of the gate; and a source region formed in the semiconductor substrate adjacent the second well and a second edge of the gate and doped with a second concentration of the first dopant.
Claim 11
Dependent Claim
29 words
The circuit device of claim 9 , further comprising a pocket region formed adjacent the source region and a shallow trench isolation (STI) and doped with a second dopant.
Claim 12
Dependent Claim
40 words
An integrated circuit in an undoped layer of a semiconductor substrate comprising: a first transistor and a second transistor wherein only one of the first and the second transistor has a well dopant in the channel region of the transistor.
Claim 13
Dependent Claim
40 words
An integrated circuit in an undoped layer of a semiconductor substrate comprising: a first transistor and a second transistor wherein only one of the first and the second transistor has a well dopant in the channel region of the transistor.
Claim 14
Dependent Claim
51 words
The integrated circuit device of claim 11 , wherein the first transistor has a channel length greater than a minimum allowed for the process and the second transistor device has a channel length at the minimum allowed for the process and wherein the well dopant is part of the first transistor.
References Cited (Backward Citations)
US5589790A
Cited
US5780902A
Cited
US5825066A
Cited
US5937293A
Cited
US5907173A
Cited
US5929483A
Cited
US5990532A
Cited
US6020611A
Cited
US6018179A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2004-01-09 | 2004-07-10 | 2005-01-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2008-01-09 | 2008-07-10 | 2009-01-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2012-01-09 | 2012-07-10 | 2013-01-09 | $7700.00 | Window Closed / Lapsed |