US6169686B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Solid-state memory with magnetic storage cells
Assignee: Samsung Electronics Co Ltd
•
Filing: 1997-11-20
•
Granted: 2001-01-02
•
Expires: 2017-11-20
Abstract
Abstract A solid-state memory including an array of magnetic storage cells and a set of conductors. The process steps that pattern the conductors also patterns the magnetic layers in the magnetic storage cells thereby avoiding the need to employ precise alignment between pattern masks.
Inventors
- 👤 James A. Brug
- 👤 Lung T. Tran
- 👤 Thomas C. Anthony
- 👤 Manoj K. Bhattacharyya
- 👤 Janice Nickel
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 19:56
CPC Classifications
B; B82; B82Y; B82Y10/00; G; G11; G11C; G11C11/00; G11C11/02; G11C11/16; G11C11/165; G11C11/1653; G11C11/1655; G11C11/1657; G11C11/1673; H; H10; H10B; H10B61/00; H10B61/10; H10N; H10N50/00; H10N50/01
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
99 words
A memory, comprising: array of magnetic storage cells each for storing a bit of information, each magnetic storage cell having an active layer for storing a rotatable magnetization and a reference layer having a fixed magnetization wherein the reference layers are provided by a set of magnetic films in the array arranged as continuous strips to prevent magnetic fields from emanating from the reference layers and affecting magnetic fields in the active layers; a set of top conductors coupled to the magnetic storage cells wherein a patterning step that formed the top conductors also patterned the magnetic storage cells.
Claim 2
Dependent Claim
99 words
A memory, comprising: array of magnetic storage cells each for storing a bit of information, each magnetic storage cell having an active layer for storing a rotatable magnetization and a reference layer having a fixed magnetization wherein the reference layers are provided by a set of magnetic films in the array arranged as continuous strips to prevent magnetic fields from emanating from the reference layers and affecting magnetic fields in the active layers; a set of top conductors coupled to the magnetic storage cells wherein a patterning step that formed the top conductors also patterned the magnetic storage cells.
Claim 3
Dependent Claim
21 words
The memory of claim 1 , wherein the patterning step patterned the active layer in each of the magnetic storage cells.
Claim 4
Dependent Claim
25 words
The memory of claim 1 , wherein the patterning step patterned the active layer and a dielectric region in each of the magnetic storage cells.
Claim 5
Dependent Claim
29 words
The memory of claim 1 , wherein the patterning step patterned the active layer and a dielectric region and the magnetic film in each of the magnetic storage cells.
Claim 6
Dependent Claim
59 words
The memory of claim 1 , further comprising a set of bottom conductors that are substantially orthogonal to the top conductors and that are coupled to the magnetic storage cells wherein a patterning step that formed the bottom conductors also patterned the active layer and a dielectric region and the magnetic film in each of the magnetic storage cells.
Claim 7
Dependent Claim
27 words
The memory of claim 1 , further comprising a dielectric layer that prevents the top conductors from causing short circuits among layers of the magnetic storage cells.
Claim 8
Dependent Claim
98 words
The memory of claim 5 , further comprising: current sensing amplifier having an input coupled to one of the bottom conductors to sense an electrical current from one of the magnetic storage cells being read; circuitry for applying a potential to each of the bottom conductors not coupled to the magnetic storage cell being read such that the potentials of the bottom conductors not coupled to the magnetic storage cell being read are substantially equal to the potential of the input to the current sense amplifier to reduce an amount of leakage electrical current among the bottom conductors.
Claim 9
Dependent Claim
33 words
The memory of claim 7 , wherein the circuitry for applying a potential to each of the bottom conductors not coupled to the magnetic storage cell being read includes at least one transistor.
Claim 10
Dependent Claim
42 words
The memory of claim 7 , wherein the circuitry for applying a potential to each of the bottom conductors not coupled to the magnetic storage cell being read includes at least one other current sense amplifier having an input with the potential.
Claim 11
Dependent Claim
29 words
The memory of claim 1 , wherein each magnetic storage cell includes a diode structure that reduces an amount of leakage electrical current during read operations in the memory.
References Cited (Backward Citations)
US3744041A
Cited
US3922651A
Cited
US4529621A
Cited
US4722073A
Cited
US4887236A
Cited
US5039656A
Cited
US5276639A
Cited
US5329480A
Cited
US5289410A
Cited
US5640343A
Cited
US5650958A
Cited
DE19744095A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2004-01-02 | 2004-07-03 | 2005-01-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2008-01-02 | 2008-07-03 | 2009-01-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2012-01-02 | 2012-07-03 | 2013-01-02 | $7700.00 | Window Closed / Lapsed |