← Back to Patent Explorer
US6153538A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of making MOSFET with ultra-thin gate oxide

Assignee: Advanced Micro Devices Inc
•
Filing: 1999-05-03
•
Granted: 2000-11-28
•
Expires: 2019-05-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor device comprising a miniaturized transistor with high-speed performance is formed with an ultra thin gate oxide layer. The ultra thin gate oxide layer is formed retarding its growth on a nitrogen-rich silicon substrate. Embodiments include ion implanting impurity to displace nitrogen atoms from a nitride layer on the substrate and to force the displaced nitrogen atoms into the surface portion of the semiconductor substrate. The nitrogen atoms retard the growth of the gate oxide layer, thereby enabling formation of an ultra thin gate oxide.

Inventors

  • 👤 Judy X. An

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 00:56
CPC Classifications
H; H10; H10P; H10P30/00; H10P30/20; H10P30/225; H10D; H10D64/00; H10D64/01; H10D64/013; H10D64/01302; H10D64/01332; H10D64/01336; H10D64/01344; H10D64/01348; H10D64/60; H10D64/66; H10D64/68; H10D64/693; H10P14/00; H10P14/60; H10P14/63; H10P14/6302; H10P14/6304; H10P14/6322; H10P14/69; H10P14/692; H10P14/6921; H10P14/6922; H10P14/6927; H10P30/202; H10P30/204; H10P30/208; H10P30/214; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D30/0227

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 95 words
A method of manufacturing a semiconductor device, the method comprising: forming a nitride layer on a main surface of a semiconductor substrate or a well region formed in the semiconductor substrate; ion implanting atoms into a portion of the nitride layer to displace nitrogen atoms from the nitride layer into a portion of the underlying main surface; removing the nitride layer; and thermally oxidizing to form a gate oxide layer on the nitrogen containing main surface portion, wherein the nitrogen atoms in the main surface portion retard the growth of the gate oxide layer thereon.
Claim 2
Independent Claim 95 words
A method of manufacturing a semiconductor device, the method comprising: forming a nitride layer on a main surface of a semiconductor substrate or a well region formed in the semiconductor substrate; ion implanting atoms into a portion of the nitride layer to displace nitrogen atoms from the nitride layer into a portion of the underlying main surface; removing the nitride layer; and thermally oxidizing to form a gate oxide layer on the nitrogen containing main surface portion, wherein the nitrogen atoms in the main surface portion retard the growth of the gate oxide layer thereon.
Claim 3
Dependent Claim 30 words
The method according to claim 1, wherein the nitride layer comprises silicon nitride, the method comprising ion implanting boron difluride (BF 2 ) or arsenic to displace the nitrogen atoms.
Claim 4
Dependent Claim 23 words
The method according to claim 2, comprising forming the silicon nitride layer at a thickness of about 100 Å to about 200 Å.
Claim 5
Dependent Claim 41 words
The method according to claim 2, comprising ion implanting BF 2 at an implantation dosage of about 1×10 12 atoms cm -2 to about 1×10 13 atoms cm -2 at an implantation energy of about 20 KeV to about 35 KeV.
Claim 6
Dependent Claim 33 words
The method according to claim 1, comprising: forming a mask on and exposing a portion of the nitride layer; and ion implanting the atoms into the exposed surface portion of the nitride layer.
Claim 7
Dependent Claim 23 words
The method according to claim 1, comprising forming the gate oxide layer at a thickness of about 10 Å to about 30 Å.
Claim 8
Dependent Claim 33 words
The method according to claim 1, comprising thermally oxidizing at a temperature of about 800° C. to about 1000° C. for about 3 minutes to 10 minutes to form the gate oxide layer.
Claim 9
Dependent Claim 18 words
The method according to claim 1, further comprising forming a gate electrode layer on the gate oxide layer.
Claim 10
Dependent Claim 16 words
The method according to claim 8, further comprising ion implanting to form source and drain regions.
Claim 11
Dependent Claim 64 words
The method according to claim 9, comprising: ion implanting impurities using the gate electrode and gate oxide as a mask, to form shallow source and drain extensions; forming sidewall spacers on side surfaces of the gate electrode and the gate oxide layer; and ion implanting impurities, using the gate electrode, gate oxide and sidewall spacers as a mask, to form source and drain regions.
Claim 12
Dependent Claim 26 words
The method according to claim 9, comprising implanting impurities, using the gate electrode and gate oxide as a make, to form the source and drain regions.

References Cited (Backward Citations)

US3798752A Cited
US4356041A Cited
US5960319A Cited
US5880012A Cited
US5885877A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2003-11-28 2004-05-29 2004-11-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2007-11-28 2008-05-29 2008-11-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2011-11-28 2012-05-29 2012-11-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag