← Back to Patent Explorer
US6140154A Expired / Lapsed US ⏱️ 0.0 years remaining

Multi-part lead frame with dissimilar materials and method of manufacturing

Assignee: Micron Technology Inc
•
Filing: 1999-06-23
•
Granted: 2000-10-31
•
Expires: 2019-06-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A multi-part lead frame die assembly is disclosed including a die bonded to a die paddle. A second lead frame including leads is superimposed and bonded onto the first lead frame. Also disclosed is a method for fabricating the multi-part lead frame assembly which utilizes equipment designed for single lead frame processing. If desired, the materials for the multi-part lead frame may be dissimilar.

Inventors

  • 👤 S. Derek Hinkle
  • 👤 Jerry M. Brooks
  • 👤 David J. Corisis

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 23:20
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/40; H10W70/411; H10W70/413; H10W70/415; H10W70/421; H10W70/438; H10W70/442; H10W70/456; H10W70/457; H10W72/00; H10W72/071; H10W72/075; H10W72/50; H10W72/541; H10W72/5449; H10W72/551; H10W72/552; H10W72/5522; H10W72/59; H10W72/90; H10W72/931; H10W72/932; H10W72/941; H10W72/944; H10W72/9445; H10W72/951; H10W74/00; H10W90/00; H10W90/701; H10W90/751; H10W90/756

Claims Analysis

Total Claims: 17
Claim 1
Independent Claim 100 words
A method of manufacturing a semiconductor device assembly having a semiconductor device therein, said semiconductor device having an active surface having at least one bond pad thereon, said method comprising the steps of: forming a first lead frame of a first material, said first lead frame including a die paddle of said first material; attaching said semiconductor device to said die paddle; forming a second lead frame of a second material, said second lead frame including carriers and at least one inner lead portion; and securing a portion of said die paddle to a portion of said second lead frame.
Claim 2
Independent Claim 100 words
A method of manufacturing a semiconductor device assembly having a semiconductor device therein, said semiconductor device having an active surface having at least one bond pad thereon, said method comprising the steps of: forming a first lead frame of a first material, said first lead frame including a die paddle of said first material; attaching said semiconductor device to said die paddle; forming a second lead frame of a second material, said second lead frame including carriers and at least one inner lead portion; and securing a portion of said die paddle to a portion of said second lead frame.
Claim 3
Dependent Claim 29 words
The method of claim 1, further comprising the step of: connecting said at least one inner lead portion and said at least one bond pad of said semiconductor device.
Claim 4
Dependent Claim 12 words
The method of claim 1, wherein the step of securing comprises welding.
Claim 5
Dependent Claim 13 words
The method of claim 1, wherein the step of securing comprises adhesive bonding.
Claim 6
Dependent Claim 25 words
The method of claim 1, further comprising the step of: applying an insulating film to a portion of said active surface of said semiconductor device.
Claim 7
Dependent Claim 33 words
The method of claim 1, further comprising the step of: applying an insulating film between a portion of said active surface of said semiconductor device and said at least one inner lead portion.
Claim 8
Dependent Claim 18 words
The method of claim 1, further comprising the step of: molding said semiconductor device in a plastic body.
Claim 9
Independent Claim 222 words
A method of manufacturing a semiconductor device assembly having a semiconductor device therein, said semiconductor device having an active surface having a bond pad thereon, said method comprising the steps of: forming a first lead frame including a die paddle, first carriers, each of said first carriers having at least one first alignment hole therein, at least one tie bar, and at least one attachment tab extending from said tie bar, said tie bar interconnecting said die paddle and a carrier of said first carriers; attaching said semiconductor device to said die paddle; forming a second lead frame including second carriers, each of said second carriers having an attachment tab receiving portion affixed thereto and at least one second alignment hole therein, and a plurality of leads, at least one lead of said plurality of leads having an inner lead portion and an outer lead portion; aligning said at least one first alignment hole of a carrier of said first carriers of said first lead frame and said at least one second alignment hole of a carrier of said second carriers of said second lead frame; securing said attachment tabs of said first lead frame to said attachment tab receiving portions of said second lead frame; and cutting said tie bar at a point between said attachment tabs and said first carriers.
Claim 10
Independent Claim 222 words
A method of manufacturing a semiconductor device assembly having a semiconductor device therein, said semiconductor device having an active surface having a bond pad thereon, said method comprising the steps of: forming a first lead frame including a die paddle, first carriers, each of said first carriers having at least one first alignment hole therein, at least one tie bar, and at least one attachment tab extending from said tie bar, said tie bar interconnecting said die paddle and a carrier of said first carriers; attaching said semiconductor device to said die paddle; forming a second lead frame including second carriers, each of said second carriers having an attachment tab receiving portion affixed thereto and at least one second alignment hole therein, and a plurality of leads, at least one lead of said plurality of leads having an inner lead portion and an outer lead portion; aligning said at least one first alignment hole of a carrier of said first carriers of said first lead frame and said at least one second alignment hole of a carrier of said second carriers of said second lead frame; securing said attachment tabs of said first lead frame to said attachment tab receiving portions of said second lead frame; and cutting said tie bar at a point between said attachment tabs and said first carriers.
Claim 11
Dependent Claim 30 words
The method of claim 8, further comprising the step of: connecting at least one of said inner lead portions and said at least one bond pad of said semiconductor device.
Claim 12
Dependent Claim 32 words
The method of claim 8, wherein the step of securing consists of welding said attachment tabs of said first lead frame to said attachment tab receiving portions of said second lead frame.
Claim 13
Dependent Claim 32 words
The method of claim 8, wherein the step of securing comprises adhesively bonding said attachment tabs of said first lead frame and said attachment tab receiving portions of said second lead frame.
Claim 14
Dependent Claim 42 words
The method of claim 8, wherein the first lead frame further includes tie bar cut zones located between said attachment tabs and said first carriers, and wherein the step of cutting said tie bar consists of cutting said tie bar cut zones.
Claim 15
Dependent Claim 25 words
The method of claim 8, further comprising the step of: applying an insulating film to a portion of said active surface of said semiconductor device.
Claim 16
Dependent Claim 55 words
The method of claim 8, further comprising the step of: applying an insulating film between a portion of said active surface of said semiconductor device and an inner lead portion of at least one of said at least one lead of said plurality of leads having an inner lead portion and an outer lead portion.
Claim 17
Dependent Claim 18 words
The method of claim 8, further comprising the step of: molding said semiconductor device in a plastic body.

References Cited (Backward Citations)

JPS5421168A Cited
US4984059A Cited
US5014113A Cited
US5227662A Cited
US5394607A Cited
US5336639A Cited
US5339518A Cited
US5796162A Cited
US5907769A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2003-10-31 2004-05-01 2004-10-31 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2007-10-31 2008-05-01 2008-10-31 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2011-10-31 2012-05-01 2012-10-31 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag