Patent US2373980A successfully refreshed from Google Patents.
US6134675A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of testing multi-core processors and multi-core processor testing device
Assignee: Intel Corp
•
Filing: 1998-01-14
•
Granted: 2000-10-17
•
Expires: 2018-01-14
Abstract
Abstract A method of testing a multi-core processor that includes the steps of receiving a plurality of input signals from a plurality of processor cores (100), and producing an output signal corresponding to a disable state when at least two of the plurality of input signals represent a different logic value (106). A testing device (12) includes a multiplexer (40) responsive to a plurality of input signals (24, 26, 28, 30) from a plurality of processor cores (14, 16, 18, 20), and an output driver (48) responsive to the multiplexer (40). The output driver (48) produces an output signal (62) corresponding to a disable state when at least two of the plurality of input signals (24, 26, 28, 30) represent a different logic value.
Inventors
- 👤 Rajesh Raina
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 14:27
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/22; G06F11/26; G06F11/273; G06F11/277
Claims Analysis
Total Claims: 21
Claim 1
Independent Claim
205 words
A method of testing a multi-core processor comprising the steps of: providing a plurality of processor cores within a single integrated circuit; providing a test input signal to the plurality of processor cores for use when the integrated circuit is in a test mode, the test input signal selected to provide an expected test output signal value at an output pin of the integrated circuit; processing the test input signal with the plurality of processor cores and providing a plurality of core test signals in response thereto; coupling the plurality of core test signals from the plurality of processor cores to testing logic circuitry within the single integrated circuit; using the testing logic circuitry to produce an output signal at the output pin of the integrated circuit, the output signal having a value indicating when at least two of the plurality of core test signals represent different logic values, wherein the output pin of the integrated circuit is the only pin within the integrated circuit used to test the plurality of processor cores and the plurality of processor cores are tested substantially at the same time; and repeating the steps by providing at least one additional test input signal to the plurality of processor cores.
Claim 2
Independent Claim
205 words
A method of testing a multi-core processor comprising the steps of: providing a plurality of processor cores within a single integrated circuit; providing a test input signal to the plurality of processor cores for use when the integrated circuit is in a test mode, the test input signal selected to provide an expected test output signal value at an output pin of the integrated circuit; processing the test input signal with the plurality of processor cores and providing a plurality of core test signals in response thereto; coupling the plurality of core test signals from the plurality of processor cores to testing logic circuitry within the single integrated circuit; using the testing logic circuitry to produce an output signal at the output pin of the integrated circuit, the output signal having a value indicating when at least two of the plurality of core test signals represent different logic values, wherein the output pin of the integrated circuit is the only pin within the integrated circuit used to test the plurality of processor cores and the plurality of processor cores are tested substantially at the same time; and repeating the steps by providing at least one additional test input signal to the plurality of processor cores.
Claim 3
Dependent Claim
54 words
The method of claim 1, wherein the output signal represents a first logic value when each of the plurality of core test signals represents the first logic value and wherein a disable state is indicated by a z-state output signal which has a detectable impedance differing from logic signals used within the integrated circuit.
Claim 4
Dependent Claim
28 words
The method of claim 2, wherein the output signal represents a second logic value when each of the plurality of core test signals represents the second logic value.
Claim 5
Dependent Claim
19 words
The method of claim 3, wherein the first logic value and the second logic value are digital logic values.
Claim 6
Dependent Claim
34 words
The method of claim 2, further comprising the step of providing a disable signal from the testing logic circuitry to disable an output driver to produce the output signal corresponding to the disable state.
Claim 7
Dependent Claim
31 words
The method of claim 1, wherein the output signal is compared against an expected output value to determine a test result by using test equipment external to the single integrated circuit.
Claim 8
Dependent Claim
45 words
The method of claim 1, further comprising the step of masking at least one of the plurality of core test signals prior to producing the output signal by nulling the at least one of the plurality of core test signals within the testing logic circuitry.
Claim 9
Dependent Claim
208 words
An integrated circuit having multi-core testing circuitry, comprising: a plurality of core units within the integrated circuit, each of the plurality of core units adapted to receive a test input signal which is selected to provide an expected test output signal value at an output pin of the integrated circuit, and providing one of a plurality of input signals in response thereto; a multiplexer coupled to the plurality of core units and responsive to the plurality of input signals from the plurality of core units; logic test circuitry coupled to the plurality of core units for determining if at least two of the plurality of input signals represent different logic values; and an output driver responsive to the multiplexer and logic test circuitry, the output driver providing an output signal to the output pin of the integrated circuit, the output signal value providing an external indication whether processing by each of the plurality of core units of the test input signal created differing results from any of the plurality of core units, wherein the output pin is the only pin of the integrated circuit which is used for testing of the plurality of core units and the plurality of core units is tested at substantially the same time.
Claim 10
Dependent Claim
208 words
An integrated circuit having multi-core testing circuitry, comprising: a plurality of core units within the integrated circuit, each of the plurality of core units adapted to receive a test input signal which is selected to provide an expected test output signal value at an output pin of the integrated circuit, and providing one of a plurality of input signals in response thereto; a multiplexer coupled to the plurality of core units and responsive to the plurality of input signals from the plurality of core units; logic test circuitry coupled to the plurality of core units for determining if at least two of the plurality of input signals represent different logic values; and an output driver responsive to the multiplexer and logic test circuitry, the output driver providing an output signal to the output pin of the integrated circuit, the output signal value providing an external indication whether processing by each of the plurality of core units of the test input signal created differing results from any of the plurality of core units, wherein the output pin is the only pin of the integrated circuit which is used for testing of the plurality of core units and the plurality of core units is tested at substantially the same time.
Claim 11
Dependent Claim
32 words
The integrated circuit of claim 8, wherein the output driver produces the output signal with a first logic value when each of the plurality of input signals represents the first logic value.
Claim 12
Dependent Claim
32 words
The integrated circuit of claim 9, wherein the output driver produces the output signal with a second logic value when each of the plurality of input signals represents the second logic value.
Claim 13
Dependent Claim
20 words
The integrated circuit of claim 10, wherein the first logic value and the second logic value are digital logic values.
Claim 14
Dependent Claim
69 words
The integrated circuit of claim 8, wherein the output driver is disabled by the logic test circuitry when the logic test circuitry determines that processing by each of the plurality of core units of the test input signal created differing results, the output driver producing the output signal having an impedance differing from a logic one or logic zero binary value in response to the output driver being disabled.
Claim 15
Dependent Claim
22 words
The integrated circuit of claim 8, further comprising digital logic operable for masking at least one of the plurality of input signals.
Claim 16
Independent Claim
179 words
A method of testing a multi-core processor comprising the steps of: providing a plurality of processor cores on a single integrated circuit; inputting a test signal to the plurality of processor cores, the test signal having a test value selected to provide an expected output value; testing the plurality of processor cores at substantially the same time; generating a plurality of input signals from the plurality of processor cores processing the test signal and coupling the plurality of input signals to digital test circuitry; and producing an output signal at an output pin of the single integrated circuit, the output pin being the only pin of the integrated circuit which is used for testing of the plurality of processor cores, the output signal corresponding to one of a first and second state when each of the plurality of input signals represent a same digital logic value and the output signal corresponding to a third state having a detectable impedance differing from the first and second state when at least two of the plurality of signals represent different logic values.
Claim 17
Independent Claim
179 words
A method of testing a multi-core processor comprising the steps of: providing a plurality of processor cores on a single integrated circuit; inputting a test signal to the plurality of processor cores, the test signal having a test value selected to provide an expected output value; testing the plurality of processor cores at substantially the same time; generating a plurality of input signals from the plurality of processor cores processing the test signal and coupling the plurality of input signals to digital test circuitry; and producing an output signal at an output pin of the single integrated circuit, the output pin being the only pin of the integrated circuit which is used for testing of the plurality of processor cores, the output signal corresponding to one of a first and second state when each of the plurality of input signals represent a same digital logic value and the output signal corresponding to a third state having a detectable impedance differing from the first and second state when at least two of the plurality of signals represent different logic values.
Claim 18
Dependent Claim
20 words
The method of claim 14, wherein the first and second states, but not the third state, represent digital logic values.
Claim 19
Dependent Claim
14 words
The method of claim 15, wherein the third state represents a device disable state.
Claim 20
Dependent Claim
17 words
The method of claim 16, wherein the device disable state is indicated by a z-state output level.
Claim 21
Dependent Claim
23 words
The method of claim 14, wherein the first state indicates a logical zero value and the second state indicates a logical one value.
References Cited (Backward Citations)
US4764925A
Cited
US4926427A
Cited
US5193092A
Cited
US5260948A
Cited
US5359547A
Cited
US5560002A
Cited
US5412664A
Cited
US5577199A
Cited
US5596765A
Cited
US5802378A
Cited
US5954830A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-10-17 | 2004-04-17 | 2004-10-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-10-17 | 2008-04-17 | 2008-10-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-10-17 | 2012-04-17 | 2012-10-17 | $7700.00 | Window Closed / Lapsed |