US6127248A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Fabrication method for semiconductor device
Assignee: SK Hynix Inc
•
Filing: 1998-07-13
•
Granted: 2000-10-03
•
Expires: 2018-07-13
Abstract
Abstract A fabrication method for a semiconductor device capable of adjusting a thickness of each portion of gate insulating film at both sides of a gate, which includes the steps of: providing a semiconductor substrate having a first region and a second region; forming a gate insulating film on the substrate; forming a conductive layer on the gate insulating film and patterning the conductive layer, for thereby forming a first gate and a second gate on the first and second regions, respectively; forming impurity areas in the first region at both sides of the first gate in order to reduce the velocity of oxidation; applying a re-oxidation process to the gate insulating film, for thereby forming each portion of the gate insulating film at both sides of the first gate thinner than each portion of the gate insulating film at both sides of the second gate; and respectively forming a source/drain region at both sides of the first and second gates.
Inventors
- 👤 Young-Gwan Kim
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 02:37
CPC Classifications
H; H10; H10P; H10P10/00; H10P30/00; H10P30/20; H10P30/202; H10P30/204; H10D; H10D64/00; H10D64/01; H10D64/013; H10D64/01302; H10D64/01332; H10D64/01336; H10D64/20; H10D64/27; H10D64/311; H10D64/411; H10D64/511; H10D64/514; H10D64/516; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0144; H10D84/02; H10D84/03; H10D84/038; H10P30/208; H10D64/01338; H10P30/222; Y; Y10; Y10S; Y10S438/00; Y10S438/981
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
163 words
A fabrication method for a semiconductor device, comprising: providing a semiconductor substrate having a first region and a second region; forming a gate insulating film on the substrate; forming a conductive layer on the gate insulating film and patterning the conductive layer, for thereby forming a first gate and a second gate on the first and second regions, respectively; forming impurity areas of an oxidation inhibitor in the first region at both sides of the first gate by, forming a mask over the second gate and the second region of the substrate, and ion implanting the oxidation inhibitor only in the first region of the substrate; applying a re-oxidation process to the gate insulating film, for thereby forming each portion of the gate insulating film at both sides of the first gate thinner than each portion of the gate insulating film at both sides of the second gate; and respectively forming a source/drain region at both sides of the first and second gates.
Claim 2
Dependent Claim
163 words
A fabrication method for a semiconductor device, comprising: providing a semiconductor substrate having a first region and a second region; forming a gate insulating film on the substrate; forming a conductive layer on the gate insulating film and patterning the conductive layer, for thereby forming a first gate and a second gate on the first and second regions, respectively; forming impurity areas of an oxidation inhibitor in the first region at both sides of the first gate by, forming a mask over the second gate and the second region of the substrate, and ion implanting the oxidation inhibitor only in the first region of the substrate; applying a re-oxidation process to the gate insulating film, for thereby forming each portion of the gate insulating film at both sides of the first gate thinner than each portion of the gate insulating film at both sides of the second gate; and respectively forming a source/drain region at both sides of the first and second gates.
Claim 3
Dependent Claim
16 words
The fabrication method of claim 1, wherein the impurity areas are formed by tilt ion implantation.
Claim 4
Dependent Claim
18 words
The fabrication method of claim 2, wherein a nitrogen ion is tilt ion implanted as the oxidation inhibitor.
Claim 5
Dependent Claim
22 words
The fabrication method of claim 1, wherein the first region is a periphery region and the second region is a cell region.
Claim 6
Dependent Claim
55 words
The fabrication method of claim 1, wherein the portions of the gate insulating film at both sides of the first gate respectively have a thickness that minimizes reduction of electrical properties such as a threshold voltage and a drain current, and to prevent damage of the gate insulating film due to a gate patterning process.
Claim 7
Dependent Claim
38 words
The fabrication method of claim 5, wherein the thickness of each portion of the gate insulating film at both sides of the first gate is adjusted by density of the oxidation inhibitor and energy in the impurity areas.
Claim 8
Dependent Claim
34 words
The fabrication method of claim 1, wherein the portions of the gate insulating film at both sides of the second gate have a thickness that reduces hot carrier stress and gate induced drain leakage.
Claim 9
Dependent Claim
33 words
The fabrication method of claim 7, wherein the thickness of the portions of the gate insulating film at both sides of the second gate is adjusted by varying duration of the re-oxidation process.
Claim 10
Dependent Claim
145 words
A fabrication method for a semiconductor device comprising: providing a semiconductor substrate having a first region and a second region; forming a gate insulating film on the substrate in the first and second regions; forming a conductive layer on the gate insulating film; patterning the conductive layer to form a first gate and a second gate on the first and second regions, respectively; ion implanting an oxidation inhibitor in the substrate through the gate insulating film on both sides of the first gate by, forming a mask over the second gate and the second region of the substrate, and ion implanting the oxidation inhibitor only in the first region of the substrate; re-oxidizing the gate insulating film in the first and second regions; and forming respective source and drain regions in the substrate at respective first and second sides of the first and second gates.
Claim 11
Dependent Claim
145 words
A fabrication method for a semiconductor device comprising: providing a semiconductor substrate having a first region and a second region; forming a gate insulating film on the substrate in the first and second regions; forming a conductive layer on the gate insulating film; patterning the conductive layer to form a first gate and a second gate on the first and second regions, respectively; ion implanting an oxidation inhibitor in the substrate through the gate insulating film on both sides of the first gate by, forming a mask over the second gate and the second region of the substrate, and ion implanting the oxidation inhibitor only in the first region of the substrate; re-oxidizing the gate insulating film in the first and second regions; and forming respective source and drain regions in the substrate at respective first and second sides of the first and second gates.
Claim 12
Dependent Claim
34 words
The fabrication method of claim 9, wherein the re-oxidized gate insulating film at both sides of the first gate is thinner than the re-oxidized gate insulating film at both sides of the second gate.
Claim 13
Dependent Claim
38 words
The fabrication method of claim 10, wherein thickness of the re-oxidized gate insulating film at both sides of the first gate is a function of density of the oxidation inhibitor and energy of said step of ion implanting.
Claim 14
Dependent Claim
50 words
The fabrication method of claim 11, wherein thickness of the gate insulating film at both sides of the first gate is controlled to minimize reduction of a threshold voltage and a drain current and to prevent damage of the gate insulating film due to gate patterning of the first gate.
Claim 15
Dependent Claim
30 words
The fabrication method of claim 10, wherein thickness of the gate insulating film at both sides of the second gate is a function of duration of said step of re-oxidizing.
Claim 16
Dependent Claim
33 words
The fabrication method of claim 13, wherein the thickness of the gate insulating film at both sides of the second gate is controlled to reduce hot carrier stress and gate induced drain leakage.
Claim 17
Dependent Claim
16 words
The fabrication method of claim 9, wherein said step of ion implanting comprises tilt ion implanting.
Claim 18
Dependent Claim
14 words
The fabrication method of claim 9, wherein the oxidation inhibitor is a nitrogen ion.
References Cited (Backward Citations)
US5132757A
Cited
US5648282A
Cited
US5330920A
Cited
US5429972A
Cited
US5610430A
Cited
US5684317A
Cited
US5840600A
Cited
US5516707A
Cited
US5750435A
Cited
US5910672A
Cited
US5918133A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-10-03 | 2004-04-03 | 2004-10-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-10-03 | 2008-04-03 | 2008-10-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-10-03 | 2012-04-03 | 2012-10-03 | $7700.00 | Window Closed / Lapsed |