US6125461A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for identifying long paths in integrated circuits
Assignee: GlobalFoundries Inc
•
Filing: 1998-02-19
•
Granted: 2000-09-26
•
Expires: 2018-02-19
Abstract
Abstract A system and method for identifying long paths in an integrated circuit are described. An integrated circuit chip is subjected to input test signals of progressively shorter cycle time until the chip fails to produce a correct output. The cycle time of the signal resulting in the failure of the chip is defined as T. A signal having cycle time T'=T+ΔT is then applied to the integrated circuit, where the signal of cycle time T' is known to result in proper operation of the chip. The chip is then observed for switching activity during the period ΔT which occurs beginning at a time T measured from the beginning of the second signal of duration T' until the end of the signal of duration T'. The location of the switching activity is used to identify the path or paths of the circuit that resulted in failure of the chip. In a preferred embodiment of the invention, the switching activity is detected using an optical measurement system capable of detecting light generated by transistor switching activity.
Inventors
- 👤 Leendert Marinus Huisman
- 👤 Daniel Ray Knebel
- 👤 Phillip J Nigh
- 👤 Pia Naoko Sanda
- 👤 Xiaodong Xiao
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 10:17
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/30; G01R31/3016
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
166 words
A method for identifying a path in an integrated circuit that failed in response to a first input signal having a cycle time T of a first duration, comprising: a) applying to the integrated circuit an input signal of a second cycle time, T', greater than the first cycle time, the input signal of the second cycle time not resulting in a failure of the integrated circuit; b) while the integrated circuit is processing the signal of the second cycle time T', observing switching activity in the integrated circuit occurring after a time T measured from the beginning of the signal of the second cycle time until time T' measured from the beginning of the signal of the second cycle time, this time period of observance being defined as ΔT; c) recording the location in the integrated circuit of all switching activity occurring during time period ΔT and determining from the recorded location data the path or paths that resulted in failure of the integrated circuit.
Claim 2
Independent Claim
166 words
A method for identifying a path in an integrated circuit that failed in response to a first input signal having a cycle time T of a first duration, comprising: a) applying to the integrated circuit an input signal of a second cycle time, T', greater than the first cycle time, the input signal of the second cycle time not resulting in a failure of the integrated circuit; b) while the integrated circuit is processing the signal of the second cycle time T', observing switching activity in the integrated circuit occurring after a time T measured from the beginning of the signal of the second cycle time until time T' measured from the beginning of the signal of the second cycle time, this time period of observance being defined as ΔT; c) recording the location in the integrated circuit of all switching activity occurring during time period ΔT and determining from the recorded location data the path or paths that resulted in failure of the integrated circuit.
Claim 3
Dependent Claim
37 words
The method of claim 1, further comprising comparing the location of a switching event during ΔT with stored design layout data to determine the identity of a device in the integrated circuit that caused the switching event.
Claim 4
Dependent Claim
29 words
The method of claim 2, further comprising comparing the identity of the device that caused the switching event with a net list defining the logical configuration of the circuit.
Claim 5
Dependent Claim
24 words
The method of claim 1, further comprising recording, along with the location of all switching activity, the time at which such switching activity occurred.
Claim 6
Dependent Claim
24 words
The method of claim 1, wherein the switching activity is observed using an optical measurement system capable of detecting light emissions from switching transistors.
Claim 7
Independent Claim
132 words
A system for identifying a path in an integrated circuit that failed in response to a first input signal having a cycle time T of a first duration, comprising: a) means for applying to the integrated circuit a second input signal of a second cycle time, T', greater than the first cycle time T, the input signal of the second cycle time not resulting in a failure of the integrated circuit; b) means for detecting the location of switching activity in the integrated circuit during the processing of the second input signal; c) means responsive to data indicating the location of switching activity in the integrated circuit during the period ΔT, for determining the identity of each path in the integrated circuit that includes a device that switched during the period ΔT.
Claim 8
Independent Claim
132 words
A system for identifying a path in an integrated circuit that failed in response to a first input signal having a cycle time T of a first duration, comprising: a) means for applying to the integrated circuit a second input signal of a second cycle time, T', greater than the first cycle time T, the input signal of the second cycle time not resulting in a failure of the integrated circuit; b) means for detecting the location of switching activity in the integrated circuit during the processing of the second input signal; c) means responsive to data indicating the location of switching activity in the integrated circuit during the period ΔT, for determining the identity of each path in the integrated circuit that includes a device that switched during the period ΔT.
Claim 9
Dependent Claim
18 words
The system of claim 6, wherein the means for applying the second input signal is an ATE system.
Claim 10
Dependent Claim
40 words
The system of claim 6, further comprising a database storing a net list describing the logical configuration of the integrated circuit and mask shape data describing the physical layout of the integrated circuit and its relation to the logical configuration.
Claim 11
Dependent Claim
33 words
The system of claim 8, wherein the means for determining the identity of the path comprises means for comparing the data indicating the location of the switching activity with the mask shape data.
Claim 12
Dependent Claim
20 words
The system of claim 6, further comprising means for detecting the time of each switching event during the period ΔT.
Claim 13
Dependent Claim
29 words
The system of claim 6, wherein the means for detecting the location of the switching activity is an optical measurement system capable of detecting light emissions from switching transistors.
Claim 14
Independent Claim
144 words
A method for identifying paths that result in late arriving signals in an integrated circuit, comprising: providing a chip suspected of generating activity beyond a certain clock cycle duration; determining the duration T of a signal that would result in a timing failure of the integrated circuit; determining the duration T' of a signal that would not result in a timing failure of the integrated circuit, where T'=T+ΔT; applying a test signal of cycle time T' to the integrated circuit and monitoring chip activity during the period ΔT, occurring after a period T from the beginning of the test signal period until the end of the test signal period; identifying the location of each occurrence of undesired switching activity in the integrated circuit during the period ΔT; determining from each identified location each path in the circuit that included switching activity during period ΔT.
Claim 15
Independent Claim
144 words
A method for identifying paths that result in late arriving signals in an integrated circuit, comprising: providing a chip suspected of generating activity beyond a certain clock cycle duration; determining the duration T of a signal that would result in a timing failure of the integrated circuit; determining the duration T' of a signal that would not result in a timing failure of the integrated circuit, where T'=T+ΔT; applying a test signal of cycle time T' to the integrated circuit and monitoring chip activity during the period ΔT, occurring after a period T from the beginning of the test signal period until the end of the test signal period; identifying the location of each occurrence of undesired switching activity in the integrated circuit during the period ΔT; determining from each identified location each path in the circuit that included switching activity during period ΔT.
Claim 16
Independent Claim
156 words
A system for identifying paths that result in late arriving signals in an integrated circuit, comprising: means for providing a chip suspected of generating activity beyond a certain clock cycle duration; means for determining the duration T of a signal that would result in a timing failure of the integrated circuit; means for determining the duration T' of a signal that would not result in a timing failure of the integrated circuit, where T'=T+ΔT; means for applying a test signal of cycle time T' to the integrated circuit and monitoring chip activity during the period ΔT, occurring after a period T from the beginning of the test signal period until the end of the test signal period; means for identifying the location of each occurrence of undesired switching activity in the integrated circuit during the period ΔT; means for determining from each identified location each path in the circuit that included switching activity during period ΔT.
Claim 17
Independent Claim
156 words
A system for identifying paths that result in late arriving signals in an integrated circuit, comprising: means for providing a chip suspected of generating activity beyond a certain clock cycle duration; means for determining the duration T of a signal that would result in a timing failure of the integrated circuit; means for determining the duration T' of a signal that would not result in a timing failure of the integrated circuit, where T'=T+ΔT; means for applying a test signal of cycle time T' to the integrated circuit and monitoring chip activity during the period ΔT, occurring after a period T from the beginning of the test signal period until the end of the test signal period; means for identifying the location of each occurrence of undesired switching activity in the integrated circuit during the period ΔT; means for determining from each identified location each path in the circuit that included switching activity during period ΔT.
Claim 18
Independent Claim
147 words
A method for identifying paths that result in late arriving signals in an integrated circuit, comprising: providing a chip suspected of generating activity beyond a certain clock cycle duration; determining the pulse width of a signal that would result in a timing failure of the integrated circuit; determining the pulse width that would not result in a timing failure of the integrated circuit, where T'=T+ΔT; applying a test signal with a portion stretched to T' to the integrated circuit and monitoring chip activity during the period ΔT, occurring after a period T from the beginning of the portion of the test signal period until the end of the stretched test signal period; identifying the location of each occurrence of undesired switching activity in the integrated circuit during the period ΔT; determining from each identified location each path in the circuit that included switching activity during period ΔT.
Claim 19
Independent Claim
147 words
A method for identifying paths that result in late arriving signals in an integrated circuit, comprising: providing a chip suspected of generating activity beyond a certain clock cycle duration; determining the pulse width of a signal that would result in a timing failure of the integrated circuit; determining the pulse width that would not result in a timing failure of the integrated circuit, where T'=T+ΔT; applying a test signal with a portion stretched to T' to the integrated circuit and monitoring chip activity during the period ΔT, occurring after a period T from the beginning of the portion of the test signal period until the end of the stretched test signal period; identifying the location of each occurrence of undesired switching activity in the integrated circuit during the period ΔT; determining from each identified location each path in the circuit that included switching activity during period ΔT.
References Cited (Backward Citations)
US4811343A
Cited
US5504431A
Cited
US5351211A
Cited
US5428626A
Cited
US5841789A
Cited
US5578938A
Cited
US5781559A
Cited
US5787092A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-09-26 | 2004-03-27 | 2004-09-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-09-26 | 2008-03-27 | 2008-09-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-09-26 | 2012-03-27 | 2012-09-26 | $7700.00 | Window Closed / Lapsed |