US5841789A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus for testing signal timing and programming delay
Assignee: STMicroelectronics lnc USA
•
Filing: 1996-05-09
•
Granted: 1998-11-24
•
Expires: 2016-05-09
Abstract
Abstract A method and apparatus for testing and programming signal timing are disclosed which can be incorporated into an integrated circuit device utilizing on-chip timed command signals and pulses. The method of the invention enables nonpermanent testing and retesting of a device at various operational speeds during production testing. During retesting, temporary signal delays are selectively introduced into the circuit of a device which failed a previous test due to non-repairable errors. Once a device passes the production test error-free or with repairable errors, the temporary signal delays are permanently programmed into the device. Specifically, the method utilizes one or a plurality of mode control circuits and test voltage input terminals to nonpermanently select signal delays which may be identified and permanently enabled at a later time.
Inventors
- 👤 David Charles McClure
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 12:17
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/02; G11C29/026; G01; G01R; G01R31/00; G01R31/28; G01R31/30; G06; G06F; G06F11/00; G06F11/006; G11C29/028; G11C29/04; G11C29/08; G11C29/12; G11C29/44; G11C29/50; G11C29/50012; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/41
Claims Analysis
Total Claims: 25
Claim 1
Independent Claim
60 words
A system for testing and programming signal timing in a device, comprising: a programmable delay circuit; a mode control circuit means for generating a mode enable signal responsive to receipt of a test voltage, said mode enable signal controlling said programmable delay circuit; and an edge transition detection circuit, wherein said programmable delay circuit controls said edge transition detection circuit.
Claim 2
Independent Claim
60 words
A system for testing and programming signal timing in a device, comprising: a programmable delay circuit; a mode control circuit means for generating a mode enable signal responsive to receipt of a test voltage, said mode enable signal controlling said programmable delay circuit; and an edge transition detection circuit, wherein said programmable delay circuit controls said edge transition detection circuit.
Claim 3
Dependent Claim
21 words
The system of claim 1 further comprising a sense amplifier circuit, wherein said programmable delay circuit controls said sense amplifier circuit.
Claim 4
Dependent Claim
15 words
The system of claim 1, wherein said programmable delay circuit comprises variable impedance delay elements.
Claim 5
Dependent Claim
65 words
The system of claim 1, wherein said mode control circuit means comprises: a logic element having a first input, a second input and an output; a fuse circuit having an output connected to the first input of said logic element; and a voltage input terminal connected to the second input of said logic element wherein the test voltage is received at the voltage input terminal.
Claim 6
Dependent Claim
14 words
The system of claim 4 wherein said voltage input terminal is a test pad.
Claim 7
Dependent Claim
13 words
The system of claim 4, wherein said logic element is a logic gate.
Claim 8
Dependent Claim
13 words
The system of claim 6, wherein said logic gate is a NOR gate.
Claim 9
Dependent Claim
138 words
A circuit for nonpermanently testing and enabling delay modes in programmable delay circuitry, comprising: a first logic element having an input and an output; a fuse element having a first terminal and a second terminal wherein the first terminal is coupled to a first voltage source and the second terminal is coupled to the input of said first logic element; a transistor having a conduction path coupled between the input of said first logic element and a second voltage source, and having a control electrode connected to the output of said first logic element; a voltage input terminal; and a second logic element having a first input, a second input and an output, wherein the first input is connected to the output of said first logic element, and the second input is connected to said voltage input terminal.
Claim 10
Dependent Claim
138 words
A circuit for nonpermanently testing and enabling delay modes in programmable delay circuitry, comprising: a first logic element having an input and an output; a fuse element having a first terminal and a second terminal wherein the first terminal is coupled to a first voltage source and the second terminal is coupled to the input of said first logic element; a transistor having a conduction path coupled between the input of said first logic element and a second voltage source, and having a control electrode connected to the output of said first logic element; a voltage input terminal; and a second logic element having a first input, a second input and an output, wherein the first input is connected to the output of said first logic element, and the second input is connected to said voltage input terminal.
Claim 11
Dependent Claim
25 words
The circuit of claim 8, further comprising a pull-down resistor coupled between the second input of said second logic element and said second voltage source.
Claim 12
Dependent Claim
13 words
The circuit of claim 8, wherein said transistor is an n-channel MOS transistor.
Claim 13
Dependent Claim
15 words
The circuit of claim 8 wherein said first and second logic elements are logic gates.
Claim 14
Dependent Claim
22 words
The circuit of claim 11 wherein said first logic element is an inverter and said second logic element is a NOR gate.
Claim 15
Dependent Claim
25 words
The circuit of claim 8, further comprising a programmable delay circuit having variable impediance delay elements connected to said output of said second logic element.
Claim 16
Dependent Claim
15 words
The circuit of claim 13, wherein said programmable delay circuit controls a sense amplifier circuit.
Claim 17
Dependent Claim
16 words
The circuit of claim 13, wherein said programmable delay circuit controls an edge transition detection circuit.
Claim 18
Independent Claim
167 words
A system for testing and programming signal timing in a device, comprising: a programmable delay circuit having a plurality of inputs; and a plurality of mode control circuits, each mode control circuit within the plurality of mode control circuits having an input and an output, the output being connected to an input within the plurality of inputs, wherein a test voltage is received at the input and a mode enable signal is generated at the output in response to a receipt of the test voltage and wherein the mode enable signal controls the programmable delay circuit, wherein each mode control circuit includes: a logic element having a first input, a second input for receiving the test voltage, and an output forming the output of the mode control circuit; and a fuse element having an output connected to the first input of the logic element; wherein blowing the fuse element in one of the plurality of mode control circuits alters a delay generated by the programmable delay circuit.
Claim 19
Independent Claim
167 words
A system for testing and programming signal timing in a device, comprising: a programmable delay circuit having a plurality of inputs; and a plurality of mode control circuits, each mode control circuit within the plurality of mode control circuits having an input and an output, the output being connected to an input within the plurality of inputs, wherein a test voltage is received at the input and a mode enable signal is generated at the output in response to a receipt of the test voltage and wherein the mode enable signal controls the programmable delay circuit, wherein each mode control circuit includes: a logic element having a first input, a second input for receiving the test voltage, and an output forming the output of the mode control circuit; and a fuse element having an output connected to the first input of the logic element; wherein blowing the fuse element in one of the plurality of mode control circuits alters a delay generated by the programmable delay circuit.
Claim 20
Dependent Claim
13 words
The system of claim 16, wherein the fuse element is a polysilicon fuse.
Claim 21
Dependent Claim
135 words
The system of claim 16, wherein each mode control circuit includes: a first logic element having an input and an output; a fuse element having a first terminal and a second terminal, wherein the first terminal is connected to a first voltage source and the second terminal is connected to the input of the first logic element; a transistor having a conduction path coupled between the input of the first logic element and a second voltage source, and having a control electrode connected to the output of the first logic element; a voltage input terminal; and a second logic element having a first input, a second input, and an output, wherein the first input is connected to the output of the first logic element, and the second input is connected to the voltage input terminal.
Claim 22
Dependent Claim
25 words
The system of claim 18 further comprising a pull-down resistor coupled between the second input of the second logic element and the second voltage source.
Claim 23
Dependent Claim
15 words
The system of claim 19, wherein the transistor is an n-channel metal oxide semiconductor transistor.
Claim 24
Dependent Claim
18 words
The system of claim 18, wherein the first logic element and the second logic elements are logic gates.
Claim 25
Dependent Claim
22 words
The system of claim 21, wherein the first logic element is an invertor and the second logic element is a NOR gate.
References Cited (Backward Citations)
US5361230A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-11-23 | 2002-05-25 | 2002-11-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-11-23 | 2006-05-25 | 2006-11-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-11-23 | 2010-05-25 | 2010-11-24 | $7700.00 | Window Closed / Lapsed |