Patent US2572247A successfully refreshed from Google Patents.
Patent US6124157A successfully refreshed from Google Patents.
US6124157A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated non-volatile and random access memory and method of forming the same
Assignee: Monterey Research LLC
•
Filing: 1998-03-20
•
Granted: 2000-09-26
•
Expires: 2018-03-20
Abstract
Abstract A method of forming non-volatile memory (e.g., an EEPROM device) and a CMOS device (e.g., a RAM), on a single die or chip, and a structure formed by the method. In one embodiment, the control gate of the storage transistor as well as the isolation gate of the isolation transistor may be formed during the same manufacturing process step, and thus may be formed of the same gate poly material and may have similar thickness.
Inventors
- 👤 Irfan Rahim
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 20:57
CPC Classifications
H; H10; H10B; H10B41/00; H10B41/40; H10B41/42; H10B41/49; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/012; H10W10/10; H10W10/13
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
77 words
A method of simultaneously forming transistor elements in non-volatile, high voltage and CMOS transistors on a single die, comprising the steps of: (a) simultaneously forming at least one non-volatile transistor floating gate and at least one CMOS transistor channel mask; (b) simultaneously implanting a dopant into at least two high-voltage transistor junctions and at least one CMOS transistor channel; then (c) simultaneously forming at least one non-volatile transistor control gate and at least one CMOS transistor gate.
Claim 2
Independent Claim
77 words
A method of simultaneously forming transistor elements in non-volatile, high voltage and CMOS transistors on a single die, comprising the steps of: (a) simultaneously forming at least one non-volatile transistor floating gate and at least one CMOS transistor channel mask; (b) simultaneously implanting a dopant into at least two high-voltage transistor junctions and at least one CMOS transistor channel; then (c) simultaneously forming at least one non-volatile transistor control gate and at least one CMOS transistor gate.
Claim 3
Dependent Claim
23 words
The method according to claim 1, further comprising: (d) forming one or more high-voltage transistor gates and one or more non-volatile transistor gates.
Claim 4
Dependent Claim
23 words
The method according to claim 1, further comprising: (e) forming one or more high-voltage transistor gates and one or more CMOS transistor gates.
Claim 5
Dependent Claim
24 words
The method according to claim 1, further comprising: (d) simultaneously forming one or more high-voltage transistor gates and one or more non-volatile transistor gates.
Claim 6
Dependent Claim
24 words
The method according to claim 1, further comprising: (e) simultaneously forming one or more high-voltage transistor gates and one or more CMOS transistor gates.
Claim 7
Dependent Claim
28 words
The method according to claim 1, further comprising the step of: (f) simultaneously forming source/drain regions in one or more high-voltage transistors and one or more CMOS transistors.
Claim 8
Dependent Claim
35 words
The method according to claim 6, further comprising the step of: (g) simultaneously forming a protective dielectric layer on said at least one non-volatile transistor control gate and said at least one CMOS transistor gate.
Claim 9
Independent Claim
107 words
A method of simultaneously forming transistor elements in non-volatile, high voltage and CMOS transistors on a single die, comprising the steps of: (a) simultaneously forming at least one non-volatile transistor floating gate and at least one CMOS transistor channel mask; (b) simultaneously implanting a dopant into at least two high-voltage transistor junctions and at least one CMOS transistor channel; (c) simultaneously forming at least one non-volatile transistor control gate and at least one CMOS transistor gate; (d) forming one or more high-voltage transistor gates and one or more non-volatile transistor gates; and (e) forming one or more high-voltage transistor gates and one or more CMOS transistor gates.
Claim 10
Independent Claim
107 words
A method of simultaneously forming transistor elements in non-volatile, high voltage and CMOS transistors on a single die, comprising the steps of: (a) simultaneously forming at least one non-volatile transistor floating gate and at least one CMOS transistor channel mask; (b) simultaneously implanting a dopant into at least two high-voltage transistor junctions and at least one CMOS transistor channel; (c) simultaneously forming at least one non-volatile transistor control gate and at least one CMOS transistor gate; (d) forming one or more high-voltage transistor gates and one or more non-volatile transistor gates; and (e) forming one or more high-voltage transistor gates and one or more CMOS transistor gates.
Claim 11
Independent Claim
127 words
A method of forming transistors comprising the following steps: (a) simultaneously forming at least one non-volatile transistor floating gate and at least one CMOS transistor channel mask; (b) simultaneously implanting a dopant into at least two high-voltage transistor junctions and at least one CMOS transistor channel; (c) simultaneously forming at least one non-volatile transistor control gate and at least one CMOS transistor gate; (d) forming one or more high-voltage transistor gates and one or more non-volatile transistor gates; (e) forming one or more high-voltage transistor gates and one or more CMOS transistor gates; (f) simultaneously forming source/drain regions in one or more high-voltage transistors and one or more CMOS transistors; and (g) simultaneously forming a protective dielectric layer on said non-volatile transistor gates and CMOS transistor gates.
Claim 12
Independent Claim
127 words
A method of forming transistors comprising the following steps: (a) simultaneously forming at least one non-volatile transistor floating gate and at least one CMOS transistor channel mask; (b) simultaneously implanting a dopant into at least two high-voltage transistor junctions and at least one CMOS transistor channel; (c) simultaneously forming at least one non-volatile transistor control gate and at least one CMOS transistor gate; (d) forming one or more high-voltage transistor gates and one or more non-volatile transistor gates; (e) forming one or more high-voltage transistor gates and one or more CMOS transistor gates; (f) simultaneously forming source/drain regions in one or more high-voltage transistors and one or more CMOS transistors; and (g) simultaneously forming a protective dielectric layer on said non-volatile transistor gates and CMOS transistor gates.
Claim 13
Dependent Claim
14 words
The method according to claim 1, wherein said transistor elements have a critical dimension.
Claim 14
Dependent Claim
42 words
The method according to claim 10, wherein the critical dimension is about the same as a structure from the group consisting of (i) a transistor gate length, (ii) a spacing between gates, and (iii) a spacing between a gate and a contact.
Claim 15
Dependent Claim
40 words
The method according to claim 10, further comprising the step of forming a source and/or drain region of one or more non-volatile transistors, wherein said source and/or drain region has a width from 1 to 2 times the critical dimension.
Claim 16
Dependent Claim
23 words
The method according to claim 10, wherein said non-volatile transistor floating gate has a length from 1 to 2 times the critical dimension.
Claim 17
Dependent Claim
39 words
The method according to claim 10, further comprising the step of forming a heavily-doped source and/or drain region of a non-volatile transistor, wherein said source and/or drain region has a width from 0.6 to 1.4 times the critical dimension.
Claim 18
Dependent Claim
41 words
The method according to claim 10, wherein said non-volatile transistor control gate has a portion that overlaps a source and/or drain implant region but not said floating gate, said portion has a length of 0.2 to 0.7 times the critical dimension.
Claim 19
Dependent Claim
37 words
The method according to claim 10, further comprising the step of forming a select transistor gate having a sidewall a distance of at least 0.5 times the critical dimension from an adjacent source and/or drain region center.
Claim 20
Dependent Claim
14 words
The method according to claim 8, wherein said transistor elements have a critical dimension.
Claim 21
Dependent Claim
37 words
The method according to claim 17, further comprising the step of forming a select transistor gate having a sidewall a distance of at least 0.5 times the critical dimension from an adjacent source and/or drain region center.
Claim 22
Dependent Claim
13 words
The method according to claim 9, wherein said transistors have a critical dimension.
Claim 23
Dependent Claim
37 words
The method according to claim 19, further comprising the step of forming a select transistor gate having a sidewall a distance of at least 0.5 times the critical dimension from an adjacent source and/or drain region center.
References Cited (Backward Citations)
US4302766A
Cited
US5656522A
Cited
US5047358A
Cited
US5225700A
Cited
US5227326A
Cited
US5500392A
Cited
US5538912A
Cited
US5637520A
Cited
US5292681A
Cited
US5610421A
Cited
US5471422A
Cited
US5656840A
Cited
US5856221A
Cited
US5879990A
Cited
US5773862A
Cited
US5911104A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-09-26 | 2004-03-27 | 2004-09-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-09-26 | 2008-03-27 | 2008-09-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-09-26 | 2012-03-27 | 2012-09-26 | $7700.00 | Window Closed / Lapsed |