Patent US2562091A successfully refreshed from Google Patents.
Patent US6103584A successfully refreshed from Google Patents.
US6103584A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Uniform current density and high current gain bipolar transistor
Assignee: SEMICOA ACQUISITION CORP
•
Filing: 1999-04-27
•
Granted: 2000-08-15
•
Expires: 2019-04-27
Abstract
Abstract A bipolar transistor designed to support a substantially uniform current density in base and collector regions to prevent the characteristic early fall-off of bipolar transistor current gain, and to improve the forward safe operating area performance. The advantages of the present invention are achieved by optimally spacing the neighboring emitters in relation to base thickness and further by maintaining a symmetrical topology by the self-aligned formation of emitters and base contacts. The spacing distance between the neighboring emitters does not exceed the base thickness. As a result, the current density below each emitter island is substantially uniform and the transistor as a whole can conduct a higher total current. Moreover, the transistor inhibits formation of current filaments and hot spots because the electric field in the collector region is uniform.
Inventors
- 👤 Richard A. Metzler
- 👤 Vladimir Rodov
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 18:58
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/10; H10D62/13; H10D62/133; H10D10/00
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
71 words
A method for fabricating a transistor with generally uniform current density, the method comprising: forming a collector region of the transistor; forming a base region over a collector region, the base region having a base thickness; and forming a plurality of emitter islands into the base region, each emitter island is separated from at least one neighboring emitter island by an emitter separation distance which does not exceed the base thickness.
Claim 2
Independent Claim
71 words
A method for fabricating a transistor with generally uniform current density, the method comprising: forming a collector region of the transistor; forming a base region over a collector region, the base region having a base thickness; and forming a plurality of emitter islands into the base region, each emitter island is separated from at least one neighboring emitter island by an emitter separation distance which does not exceed the base thickness.
Claim 3
Dependent Claim
16 words
The method of claim 1, wherein the emitter separation distance is less than the base thickness.
Claim 4
Dependent Claim
16 words
The method of claim 1, wherein the emitter separation distance is equal to the base thickness.
Claim 5
Dependent Claim
23 words
The method of claim 1, wherein the step of forming the plurality of emitter islands includes diffusing N-type impurities into the base region.
Claim 6
Dependent Claim
12 words
The method of claim 4, wherein the N-type impurities include arsenic atoms.
Claim 7
Dependent Claim
64 words
The method of claim 1, wherein prior to forming the plurality of emitter islands, the method further comprises: forming a plurality of insulator layers over the base region; and masking and opening at least a first insulator layer of the plurality of insulator layers so as to expose a plurality of emitter areas of a second insulator layer of the plurality of insulator layers.
Claim 8
Independent Claim
139 words
A method for fabricating a transistor with generally uniform current density, the method comprising: forming a base region over a collector region, the base region having a base thickness; forming a first insulator layer over the base region; forming a second insulator layer over the first insulator layer; masking and opening the second insulator layer so as to expose a plurality of areas of the first insulator layer, the plurality of areas including a plurality of emitter areas and a plurality of base contact areas; masking the first insulator layer to cover the plurality of base contact areas while leaving the plurality of emitter areas uncovered; and forming emitter islands in the plurality of emitter areas, each emitter island is separated from at least one neighboring emitter island by an emitter separation distance not greater than the base thickness.
Claim 9
Independent Claim
139 words
A method for fabricating a transistor with generally uniform current density, the method comprising: forming a base region over a collector region, the base region having a base thickness; forming a first insulator layer over the base region; forming a second insulator layer over the first insulator layer; masking and opening the second insulator layer so as to expose a plurality of areas of the first insulator layer, the plurality of areas including a plurality of emitter areas and a plurality of base contact areas; masking the first insulator layer to cover the plurality of base contact areas while leaving the plurality of emitter areas uncovered; and forming emitter islands in the plurality of emitter areas, each emitter island is separated from at least one neighboring emitter island by an emitter separation distance not greater than the base thickness.
Claim 10
Dependent Claim
16 words
The method of claim 7, wherein the emitter separation distance is less than the base thickness.
Claim 11
Dependent Claim
16 words
The method of claim 7, wherein the emitter separation distance is equal to the base thickness.
Claim 12
Dependent Claim
22 words
The method of claim 7, wherein the forming of the plurality of emitter areas includes diffusing N-type impurities into the base region.
Claim 13
Dependent Claim
12 words
The method of claim 10, wherein the N-type impurities include arsenic atoms.
References Cited (Backward Citations)
US3518505A
Cited
US3460009A
Cited
US3582726A
Cited
GB1311446A
Cited
US3951693A
Cited
US4086610A
Cited
US4920401A
Cited
US4404738A
Cited
JPS57181161A
Cited
JPS589369A
Cited
JPS6115365A
Cited
JPS6129173A
Cited
US4780427A
Cited
US4883767A
Cited
US4837176A
Cited
US4740478A
Cited
US5175603A
Cited
US5296732A
Cited
US5134454A
Cited
US5238850A
Cited
US5387553A
Cited
US5554880A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-08-15 | 2004-02-14 | 2004-08-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-08-15 | 2008-02-14 | 2008-08-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-08-15 | 2012-02-14 | 2012-08-15 | $7700.00 | Window Closed / Lapsed |