Patent US6097252A successfully refreshed from Google Patents.
← Back to Patent Explorer
US6097252A Expired / Lapsed US ⏱️ 0.0 years remaining

Method and apparatus for high efficiency power amplification

Assignee: Google Technology Holdings LLC
•
Filing: 1997-06-02
•
Granted: 2000-08-01
•
Expires: 2017-06-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method and apparatus for efficient power amplification over a wide dynamic range and for a number of modulation formats includes a carrier amplifier (30) and a peaking amplifier (40). The carrier amplifier (30) operates with a bias generated by an envelope amplifier (80) which amplifies the envelope of an input signal as generated by an envelope detector (70). The peaking amplifier (40) operates with a fixed bias. The outputs of the carrier amplifier (30) and the peaking amplifier (40) are combined using an impedance transforming network (50). Envelope amplifier (80) can be turned on for high efficiency low power level operation, or it can be turned off for standard Doherty-type operation.

Inventors

  • 👤 Bernard Eugene Sigmon
  • 👤 Ronald Gene Myers
  • 👤 Robert Michael Jackson

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-07 14:05
CPC Classifications
H; H03; H03F; H03F1/00; H03F1/02; H03F1/0205; H03F1/0211; H03F1/0216; H03F1/0222; H03F1/0277; H03F1/0288; H03F3/00; H03F3/20; H03F3/21; H03F3/211; H03F2200/00; H03F2200/102

Claims Analysis

Total Claims: 24
Claim 1
Independent Claim 194 words
A power amplifier circuit comprising: a carrier amplifier having a carrier signal input, a carrier signal output, and a bias input, wherein said carrier signal input is coupled to an input of said power amplifier circuit and said carrier signal output is coupled to an output of said power amplifier circuit; an envelope detector coupled to said input of said power amplifier circuit, wherein said envelope detector produces an envelope signal; and an envelope amplifier having a signal input responsive to said envelope signal, an output coupled to said bias input, a control input driven by a control signal, which causes said envelope amplifier to operate in one of two states, wherein when said control signal is in a first state, said envelope amplifier operates in an on state, said envelope signal is amplified by said envelope amplifier, and said bias input is driven by an amplified replica of said envelope signal, and when said control signal is in a second state, said envelope amplifier operates in an off state, said envelope amplifier produces a fixed bias which is independent of said envelope signal, and said bias input is driven by said fixed bias.
Claim 2
Dependent Claim 194 words
A power amplifier circuit comprising: a carrier amplifier having a carrier signal input, a carrier signal output, and a bias input, wherein said carrier signal input is coupled to an input of said power amplifier circuit and said carrier signal output is coupled to an output of said power amplifier circuit; an envelope detector coupled to said input of said power amplifier circuit, wherein said envelope detector produces an envelope signal; and an envelope amplifier having a signal input responsive to said envelope signal, an output coupled to said bias input, a control input driven by a control signal, which causes said envelope amplifier to operate in one of two states, wherein when said control signal is in a first state, said envelope amplifier operates in an on state, said envelope signal is amplified by said envelope amplifier, and said bias input is driven by an amplified replica of said envelope signal, and when said control signal is in a second state, said envelope amplifier operates in an off state, said envelope amplifier produces a fixed bias which is independent of said envelope signal, and said bias input is driven by said fixed bias.
Claim 3
Dependent Claim 16 words
The power amplifier circuit of claim 1 wherein said envelope amplifier comprises a class S amplifier.
Claim 4
Dependent Claim 21 words
The power amplifier circuit of claim 1 wherein said envelope amplifier comprises a pulsewidth modulating amplifier and a low pass filter.
Claim 5
Dependent Claim 58 words
The power amplifier circuit of claim 1 further comprising: a peaking amplifier having an input coupled to said input of said power amplifier circuit, and an output coupled to said output of said power amplifier circuit; and an impedance transforming network for coupling said output of said carrier amplifier and to said output of said power amplifier circuit.
Claim 6
Dependent Claim 25 words
The power amplifier circuit of claim 4 wherein said peaking amplifier is off for low input signal levels and on for large input signal levels.
Claim 7
Dependent Claim 217 words
A power amplifier circuit comprising: a carrier amplifier having a carrier signal input, a bias input, and an output, wherein said carrier signal input is coupled to an input of said power amplifier circuit, and said output of said carrier amplifier is coupled to an output of said power amplifier circuit; an envelope detector coupled to said input of said power amplifier circuit for producing an envelope signal; an envelope amplifier having an input responsive to said envelop signal, an output coupled to said bias input, a control input driven by a control signal, which causes said envelope amplifier to operate in one of two states, wherein when said control signal is in a first state, said envelope amplifier operates in an on state, said envelope signal is amplified by said envelope amplifier, and said bias input is driven by an amplified replica of said envelope signal, and when said control signal is in a second state, said envelope amplifier operates in an off state, said envelope amplifier produces a fixed bias which is independent of said envelope signal, and said bias input is driven by said fixed bias; and a peaking amplifier having an input coupled to said input of said power amplifier circuit, and an output coupled to said output of said power amplifier circuit.
Claim 8
Dependent Claim 217 words
A power amplifier circuit comprising: a carrier amplifier having a carrier signal input, a bias input, and an output, wherein said carrier signal input is coupled to an input of said power amplifier circuit, and said output of said carrier amplifier is coupled to an output of said power amplifier circuit; an envelope detector coupled to said input of said power amplifier circuit for producing an envelope signal; an envelope amplifier having an input responsive to said envelop signal, an output coupled to said bias input, a control input driven by a control signal, which causes said envelope amplifier to operate in one of two states, wherein when said control signal is in a first state, said envelope amplifier operates in an on state, said envelope signal is amplified by said envelope amplifier, and said bias input is driven by an amplified replica of said envelope signal, and when said control signal is in a second state, said envelope amplifier operates in an off state, said envelope amplifier produces a fixed bias which is independent of said envelope signal, and said bias input is driven by said fixed bias; and a peaking amplifier having an input coupled to said input of said power amplifier circuit, and an output coupled to said output of said power amplifier circuit.
Claim 9
Dependent Claim 29 words
The power amplifier circuit of claim 6 further comprising an impedance transforming network which couples said output of said carrier amplifier to said output of said power amplifier circuit.
Claim 10
Dependent Claim 52 words
The power amplifier circuit of claim 7 further comprising: a power divider which couples said carrier signal input of said carrier amplifier and said input of said peaking amplifier to said input of said power amplifier circuit, wherein said power divider causes a phase shift which compensates for said impedance transforming network.
Claim 11
Dependent Claim 59 words
The power amplifier circuit of claim 6 wherein said envelope amplifier comprises a pulsewidth modulating amplifier which produces a pulsewidth modulated signal having a duty cycle proportional to the amplitude of said envelope signal and a low pass filter which filters said pulsewidth modulated signal to produce a carrier amplifier bias which is used to drive said bias input.
Claim 12
Dependent Claim 17 words
The power amplifier circuit of claim 9 wherein said pulsewidth modulating amplifier comprises a class S amplifier.
Claim 13
Dependent Claim 226 words
A communications device including a power amplifier circuit wherein said power amplifier circuit comprises: a carrier amplifier having a carrier signal input, a bias input, and an output, wherein said carrier signal input is coupled to an input of said power amplifier circuit, and said output of said carrier amplifier is coupled to an output of said power amplifier circuit; an envelope detector coupled to said input of said power amplifier circuit for producing an envelope signal; an envelope amplifier having an input responsive to said envelope signal, an output coupled to said bias input, a control input driven by a control signal, which causes said envelope amplifier to operate in one of two states, wherein when said control signal is in a first state, said envelope amplifier operates in an on state, said envelope signal is amplified by said envelope amplifier, and said bias input is driven by an amplified replica of said envelope signal, and when said control signal is in a second state, said envelope amplifier operates in an off state, said envelope amplifier produces a fixed bias which is independent of said envelope signal, and said bias input is driven by said fixed bias; and a peaking amplifier having an input coupled to said input of said power amplifier circuit, and an output coupled to said output of said power amplifier circuit.
Claim 14
Dependent Claim 226 words
A communications device including a power amplifier circuit wherein said power amplifier circuit comprises: a carrier amplifier having a carrier signal input, a bias input, and an output, wherein said carrier signal input is coupled to an input of said power amplifier circuit, and said output of said carrier amplifier is coupled to an output of said power amplifier circuit; an envelope detector coupled to said input of said power amplifier circuit for producing an envelope signal; an envelope amplifier having an input responsive to said envelope signal, an output coupled to said bias input, a control input driven by a control signal, which causes said envelope amplifier to operate in one of two states, wherein when said control signal is in a first state, said envelope amplifier operates in an on state, said envelope signal is amplified by said envelope amplifier, and said bias input is driven by an amplified replica of said envelope signal, and when said control signal is in a second state, said envelope amplifier operates in an off state, said envelope amplifier produces a fixed bias which is independent of said envelope signal, and said bias input is driven by said fixed bias; and a peaking amplifier having an input coupled to said input of said power amplifier circuit, and an output coupled to said output of said power amplifier circuit.
Claim 15
Dependent Claim 33 words
The communications device of claim 11 wherein said power amplifier circuit further comprises an impedance transforming network which couples said output of said carrier amplifier to said output of said power amplifier circuit.
Claim 16
Dependent Claim 56 words
The communications device of claim 12 wherein said power amplifier circuit further comprises: a power divider which couples said carrier signal input of said carrier amplifier and said input of said peaking amplifier to said input of said power amplifier circuit, wherein said power divider causes a phase shift which compensates for said impedance transforming network.
Claim 17
Dependent Claim 24 words
The communications device of claim 11 wherein said peaking amplifier is off for low input signal levels and on for large input signal levels.
Claim 18
Dependent Claim 20 words
The communications device of claim 11 wherein said envelope amplifier comprises a pulsewidth modulating amplifier and a low pass filter.
Claim 19
Dependent Claim 16 words
The communications device of claim 15 wherein said pulsewidth modulating amplifier comprises a class S amplifier.
Claim 20
Dependent Claim 15 words
The communications device of claim 16 wherein said said communications device comprises a dual-use phone.
Claim 21
Independent Claim 79 words
A method of modulating a carrier amplifier, said method comprising the steps of: envelope detecting an input signal to produce an envelope signal; determining from a control signal when a time varying amplitude is required; amplifying said envelope signal to produce a bias signal when said control signal is in a first state; producing a fixed bias for said bias signal when said control signal is in a second state; and modulating said carrier amplifier with said bias signal.
Claim 22
Independent Claim 79 words
A method of modulating a carrier amplifier, said method comprising the steps of: envelope detecting an input signal to produce an envelope signal; determining from a control signal when a time varying amplitude is required; amplifying said envelope signal to produce a bias signal when said control signal is in a first state; producing a fixed bias for said bias signal when said control signal is in a second state; and modulating said carrier amplifier with said bias signal.
Claim 23
Dependent Claim 54 words
The method of claim 18 wherein said amplifying step comprises the steps of: producing a pulsewidth modulated signal having a duty cycle when said control signal is in said first state, said duty cycle being proportional to the amplitude of said envelope signal; and filtering said pulsewidth modulated signal to produce said bias signal.
Claim 24
Dependent Claim 44 words
The method of claim 18 wherein said producing step comprises the steps of: producing a pulsewidth modulated signal having a substantially constant duty cycle when said control signal is in said second state; and filtering said pulsewidth modulated signal to produce said bias signal.

References Cited (Backward Citations)

US2210028A Cited
US3486128A Cited
US4346349A Cited
US5251330A Cited
US5142240A Cited
US5420536A Cited
US5568086A Cited
US5757229A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2003-08-01 2004-01-31 2004-08-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2007-08-01 2008-01-31 2008-08-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2011-08-01 2012-01-31 2012-08-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag