Patent US2789800A successfully refreshed from Google Patents.
Patent US6073207A successfully refreshed from Google Patents.
US6073207A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Microcomputer comprising flash EEPROM
Assignee: Renesas Electronics Corp
•
Filing: 1997-11-26
•
Granted: 2000-06-06
•
Expires: 2017-11-26
Abstract
Abstract In a microcomputer, a programmable memory such as a flash EEPROM has a first memory region and a second memory region. In this case, the first memory region stores an application program, while the second memory region storing a boot program for rewriting the application program. Under this condition, a selecting circuit selects the first memory region except the second memory region. Further, only the selected first memory region is erased.
Inventors
- 👤 Masako Ideta
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 04:48
CPC Classifications
G; G11; G11C; G11C16/00; G11C16/02; G11C16/06; G11C16/10; G11C16/102; G06; G06F; G06F8/00; G06F8/60; G11C16/14; G11C16/16
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
187 words
A microcomputer comprising: a programmable memory having a plurality of blocks, the blocks being divided into first blocks which store a first program and a second block which stores a second program; a circuit for supplying address signals which indicates the block to be erased; a circuit for supplying a block erasing bit which represents whether or not said second program is to be erased; a circuit for erasing the selected block; wherein said block erasing bit has a first state when said second program may be erased, while said erasing block bit has a second state when said second program is not to be erased; and said selecting circuit operable in a first mode when said block erasing bit is in the first state for selecting any one of said first and second blocks for erasing only said selected block; and said selecting circuit operable in a second mode when said block erasing bit is in the second state for selecting one of (1) one of said first blocks and (2) a plurality of said first blocks for simultaneously erasing said selected plurality of first blocks.
Claim 2
Dependent Claim
187 words
A microcomputer comprising: a programmable memory having a plurality of blocks, the blocks being divided into first blocks which store a first program and a second block which stores a second program; a circuit for supplying address signals which indicates the block to be erased; a circuit for supplying a block erasing bit which represents whether or not said second program is to be erased; a circuit for erasing the selected block; wherein said block erasing bit has a first state when said second program may be erased, while said erasing block bit has a second state when said second program is not to be erased; and said selecting circuit operable in a first mode when said block erasing bit is in the first state for selecting any one of said first and second blocks for erasing only said selected block; and said selecting circuit operable in a second mode when said block erasing bit is in the second state for selecting one of (1) one of said first blocks and (2) a plurality of said first blocks for simultaneously erasing said selected plurality of first blocks.
Claim 3
Dependent Claim
37 words
A microcomputer as claimed in claim 1, wherein; said selecting circuit is operable in said second mode for selecting all of said blocks except said second block when the block erasing bit is in the second state.
Claim 4
Dependent Claim
28 words
A microcomputer as claimed in claim 1, wherein; said first program comprises an application program, while said second program comprises a boot program for rewriting the application program.
Claim 5
Dependent Claim
44 words
A microcomputer as claimed in claim 1, wherein; said selecting circuit comprises a plurality of logic gates which are responsible to the address signals, and an increment circuit which is connected to said logic gates and which is responsive to the block erasing bit.
Claim 6
Dependent Claim
15 words
A microcomputer as claimed in claim 1, wherein; said programmable memory comprises a flash EEPROM.
References Cited (Backward Citations)
JPH01298600A
Cited
JPH0289555A
Cited
US5594903A
Cited
US5197034A
Cited
US5815706A
Cited
JPH05325576A
Cited
EP0561271A2
Cited
JPH05266219A
Cited
US5740349A
Cited
JPH0798991A
Cited
US5715423A
Cited
US5544312A
Cited
US5701492A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-06-06 | 2003-12-06 | 2004-06-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-06-06 | 2007-12-06 | 2008-06-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-06-06 | 2011-12-06 | 2012-06-06 | $7700.00 | Window Closed / Lapsed |