← Back to Patent Explorer
US6069073A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for forming diffusion barrier layers

Assignee: Electronics and Telecommunications Research Institute
•
Filing: 1998-07-30
•
Granted: 2000-05-30
•
Expires: 2018-07-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An improved method for forming diffusion barrier layers for sub-micron connects in integrated circuits is disclosed. The dual diffusion barriers is easily formed according to two-step annealing processes. The anneal includes two anneal cycles or steps, each cycle is performed at a separate and distinct temperature cycles. Each cycle is performed in the presence of ammonia (NH3) or nitrogen ambient. As a result of the first low-temperature cycle, a nitridation occurs at the upper surface to form a binary diffusion barrier layer. As a result of the second high-temperature cycle, an out-diffusion of silicon ions occurs at the lower surface to form a ternary alloys. The dual diffusion barriers obtained by a simple and easy two-step anneal processing exhibits an improved barrier performance. Furthermore, it is possible to form highly stable multilevel interconnections without any deterioration problems by reducing the sophisticated processing steps.

Inventors

  • 👤 Youn Tae Kim
  • 👤 Chi Hoon Jun
  • 👤 Jong Tae Baek

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 01:34
CPC Classifications
C; C23; C23C; C23C14/00; C23C14/58; H; H10; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/032; H10W20/047; H10W20/048; C23C28/00; H10D; H10D64/00; H10D64/01; H10D64/011; H10D64/0111; H10D64/0112

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 128 words
A method for forming a diffusion barrier layers, said method comprising the steps of: a) preparing a silicon substrate; b) depositing a refractory metal on an entire surface of said silicon substrate; c) annealing a metal-coated silicon substrate using a sequential two-step thermal processing cycle to form a dual diffusion layers, wherein the two-step thermal processing comprises the steps of: annealing in a low-temperature range in a nitrogen ambient to minimize metal-silicon interaction while maintaining metal-nitrogen interaction and nitrogen diffusion through the metal layer, thereby forming a binary alloy within an upper portion of said dual diffusion layer; and annealing in a high-temperature range in a nitrogen ambient to form a ternary alloy within a lower portion of said dual diffusion layer using an outdiffusion of silicon ions.
Claim 2
Independent Claim 128 words
A method for forming a diffusion barrier layers, said method comprising the steps of: a) preparing a silicon substrate; b) depositing a refractory metal on an entire surface of said silicon substrate; c) annealing a metal-coated silicon substrate using a sequential two-step thermal processing cycle to form a dual diffusion layers, wherein the two-step thermal processing comprises the steps of: annealing in a low-temperature range in a nitrogen ambient to minimize metal-silicon interaction while maintaining metal-nitrogen interaction and nitrogen diffusion through the metal layer, thereby forming a binary alloy within an upper portion of said dual diffusion layer; and annealing in a high-temperature range in a nitrogen ambient to form a ternary alloy within a lower portion of said dual diffusion layer using an outdiffusion of silicon ions.
Claim 3
Dependent Claim 21 words
The method for forming diffusion barrier layers according to claim 1, wherein said low-temperature range is less than 400 degrees celsius.
Claim 4
Dependent Claim 22 words
The method for forming diffusion barrier layers according to claim 1, wherein said high-temperature range is between 600° C. to 700° C.
Claim 5
Dependent Claim 28 words
The method for forming diffusion barrier layers according to claim 1, wherein said binary alloy is alloys thereof selected from the group consisting of TiN, TaN and WN.
Claim 6
Dependent Claim 28 words
The method for forming diffusion barrier layers according to claim 1, wherein said ternary alloy is alloys thereof selected from the group consisting of Ti--Si--N, Ta--Si--N and W--Si--N.
Claim 7
Dependent Claim 26 words
The method for forming diffusion barrier layers according to claim 1, wherein a thickness of said binary alloy is thinner than that of the ternary alloy.

References Cited (Backward Citations)

EP0514103A1 Cited
EP0545602A1 Cited
US5440174A Cited
US5903053A Cited
US5776823A Cited
US5907188A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2003-05-30 2003-11-29 2004-05-30 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2007-05-30 2007-11-29 2008-05-30 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2011-05-30 2011-11-29 2012-05-30 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag