Patent US5616208A successfully refreshed from Google Patents.
Patent US6054358A successfully refreshed from Google Patents.
← Back to Patent Explorer
US6054358A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor device and manufacturing method of the same

Assignee: NEC Corp
•
Filing: 1998-08-20
•
Granted: 2000-04-25
•
Expires: 2018-08-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A partial oxide film on a base region is removed to form an opening, a polycrystalline silicon film is deposited directly thereon, and by dry etching, the polycrystalline silicon film is divided into a region including an impurity of same conductive type as the base, and a region including an impurity of reverse conductive type of the base. By heat treatment, the impurity is diffused from the polycrystalline silicon film into the base region, and an external base diffusion layer and an emitter diffusion layer are formed. In succession, the surface of the polycrystalline silicon film is formed into polyside film to lower the resistance, and by using the polycrystalline silicon film as emitter electrode and base electrode, a fine base and emitter area is realized.

Inventors

  • 👤 Tetsumasa Okamoto

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 01:37
CPC Classifications
H; H10; H10D; H10D10/00; H10D10/01; H10D10/051; H10D10/054; H10P; H10P14/00; H10P14/40; H10P14/42; H10P14/43; H10P14/60; H10P14/63; H10P14/6326; H10P14/6328; H10P14/6334; H10P14/69; H10P14/692; H10P14/6921; H10P14/69215; H10P14/6922; H10P14/6923; H10P14/694; H10P14/6943; H10P14/69433; H10P30/00; H10P30/20; H10P30/202; H10P30/204; H10W; H10W20/00; H10W20/01; H10W20/071; H10W20/081

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 287 words
A manufacturing method of semiconductor device comprising oxidizing a part of a semiconductor substrate by selective oxidation to form a field region; forming a silicon oxide film over the surface of the substrate injecting an impurity of reverse conductive type of the semiconductor substrate in part of the semiconductor substrate to form a collector draw-out region; implanting ions at high energy, using a photo resist formed by photolithography as a mask, to form an N well region and a P type element separation region; injecting a P type impurity into the entire surface of a substrate to form a base region, and removing a part of said silicon oxide film on the surface to form an opening; sequentially depositing a polycrystalline silicon film, a silicon oxide film, and a silicon nitride film by chemical vapor deposition (CVD), and implanting ions by using a resist pattern formed by photolithography as a mask, and forming an N type region and a P type region in said polycrystalline silicon film; dividing said polycrystalline silicon film into said N type region and P type region by anisotropic dry etching by using a resist as a mask; injecting ions using a resist as a mask into a base region to form a base correction region; oxidizing the side wall of the polycrystalline silicon film by using the nitride film on the substrate surface as a mask; removing the nitride film, forming metal on the substrate surface by sputtering, and heating to transform the surface of the polycrystalline silicon film into polyside film; forming an interlayer film on the entire surface of the substrate; and forming an opening for contact by dry etching in an interlayer film, and connecting with the metal wiring.
Claim 2
Dependent Claim 287 words
A manufacturing method of semiconductor device comprising oxidizing a part of a semiconductor substrate by selective oxidation to form a field region; forming a silicon oxide film over the surface of the substrate injecting an impurity of reverse conductive type of the semiconductor substrate in part of the semiconductor substrate to form a collector draw-out region; implanting ions at high energy, using a photo resist formed by photolithography as a mask, to form an N well region and a P type element separation region; injecting a P type impurity into the entire surface of a substrate to form a base region, and removing a part of said silicon oxide film on the surface to form an opening; sequentially depositing a polycrystalline silicon film, a silicon oxide film, and a silicon nitride film by chemical vapor deposition (CVD), and implanting ions by using a resist pattern formed by photolithography as a mask, and forming an N type region and a P type region in said polycrystalline silicon film; dividing said polycrystalline silicon film into said N type region and P type region by anisotropic dry etching by using a resist as a mask; injecting ions using a resist as a mask into a base region to form a base correction region; oxidizing the side wall of the polycrystalline silicon film by using the nitride film on the substrate surface as a mask; removing the nitride film, forming metal on the substrate surface by sputtering, and heating to transform the surface of the polycrystalline silicon film into polyside film; forming an interlayer film on the entire surface of the substrate; and forming an opening for contact by dry etching in an interlayer film, and connecting with the metal wiring.
Claim 3
Dependent Claim 23 words
A manufacturing method of semiconductor device according to claim 1, wherein the forming of the opening forms an opening on the base region.
Claim 4
Dependent Claim 41 words
A manufacturing method of semiconductor device of claim 1, wherein the forming of the interlayer film deposits a non-doped oxide film by chemical vapor deposition, and deposits continuously an oxide film containing boron and phosphorus (BPSG) to form the interlayer film.

References Cited (Backward Citations)

US5296391A Cited
JPS6199374A Cited
US4975381A Cited
JPH0322438A Cited
US5365090A Cited
US5432104A Cited
US5599723A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2003-04-25 2003-10-25 2004-04-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2007-04-25 2007-10-25 2008-04-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2011-04-25 2011-10-25 2012-04-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag