US6046933A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Nonvolatile semiconductor memory device and IC memory card using same
Assignee: Sony Corp
•
Filing: 1998-12-02
•
Granted: 2000-04-04
•
Expires: 2018-12-02
Abstract
Abstract A nonvolatile semiconductor memory device capable of improving a reliability of a spare region, capable of improving the reliability of a data region in accordance with a method of use, and capable of realizing a function of an additional writing as a multi-level memory, and an IC memory card using the same, provided with a data region capable of storing 4-level and binary data; a spare region capable of storing binary data; data region use decoders for supplying a drive voltage to the data region; spare region use decoders and for supplying the drive voltage to the spare region; a latch circuit for transferring data with the data region in accordance with the number of levels of the multi-level data to be stored in the data region and stopping the supply of the drive voltage of the sub decoder when the transfer of data is normally completed; and a latch circuit for transferring data with the spare region and stopping the supply of the drive voltage of the sub decoder when the transfer of data is normally completed.
Inventors
- 👤 Hiromi Nobukata
- 👤 Yoshitaka Osaka
- 👤 Ihachi Naiki
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 13:11
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/56; G11C11/5621; G11C16/00; G11C16/02; G11C16/04; G11C16/0483; G11C16/06; G11C16/08; G11C2211/00; G11C2211/56; G11C2211/564; G11C2211/5641
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
150 words
A nonvolatile semiconductor memory device having a memory cell region in which a plurality of memory cell transistors capable of storing binary or trinary or more multi-level data are arranged, wherein the memory cell region is divided into at least two regions, the memory device comprising: means for storing the data by different numbers of levels of multi-level data for at least the two divided regions, wherein at least one of the divided regions is arranged as a data region capable of storing data having a high number of levels of multi-level data and at least one of the remaining divided regions is arranged as a spare region capable of storing data having a low number of levels of multi-level data; a first decoding means for supplying a first drive signal to the data region; and a second decoding means for supplying a second drive signal to the spare region.
Claim 2
Dependent Claim
150 words
A nonvolatile semiconductor memory device having a memory cell region in which a plurality of memory cell transistors capable of storing binary or trinary or more multi-level data are arranged, wherein the memory cell region is divided into at least two regions, the memory device comprising: means for storing the data by different numbers of levels of multi-level data for at least the two divided regions, wherein at least one of the divided regions is arranged as a data region capable of storing data having a high number of levels of multi-level data and at least one of the remaining divided regions is arranged as a spare region capable of storing data having a low number of levels of multi-level data; a first decoding means for supplying a first drive signal to the data region; and a second decoding means for supplying a second drive signal to the spare region.
Claim 3
Dependent Claim
39 words
A nonvolatile semiconductor memory device as set forth in claim 1, further comprising: means for transferring data to the data region in accordance with the number of levels of the multi-level data to be stored in the data region.
Claim 4
Dependent Claim
96 words
A nonvolatile semiconductor memory device as set forth in claim 1, further comprising: a first circuit for transferring data to the data region in accordance with the number of levels of the multi-level data to be stored in the data region and stopping the supply of the first drive signal when the transfer of the data to the data region is normally completed; and a second circuit for transferring data to the spare region and stopping the supply of the second drive signal when the transfer of the data to the spare region is normally completed.
Claim 5
Dependent Claim
53 words
A nonvolatile semiconductor memory device as set forth in claim 3, further comprising: means for stopping the supply of one of the first and second drive signals if one of the data region and spare region to be supplied with the one of the first and second drive signals, respectively, is not selected.
Claim 6
Dependent Claim
53 words
A nonvolatile semiconductor memory device as set forth in claim 1, further comprising: means for stopping the supply of one of the first and second drive signals if one of the data region and snare region to be supplied with the one of the first and second drive signals, respectively is not selected.
Claim 7
Dependent Claim
60 words
A nonvolatile semiconductor memory device as set forth in claim 1, wherein the first decoding means exclusively supplies the first drive signal to the word line of the memory cell transistors of the data region, and wherein the second decoding means exclusively supplies the second drive signal to the word line of the memory cell transistors of the spare region.
Claim 8
Dependent Claim
107 words
A nonvolatile semiconductor memory device having a memory cell region in which a plurality of memory cell transistors capable of storing binary or trinary or more multi-level data are arranged, wherein the memory cell region is divided into a data region in which data having a high number of levels of multi-level data can be stored and a spare region in which data having a low number of levels of multi-level data can be stored, the improvement comprising: a first decoding means for supplying a first drive signal to the data region, and a second decoding means for supplying a second drive signal to the spare region.
Claim 9
Dependent Claim
107 words
A nonvolatile semiconductor memory device having a memory cell region in which a plurality of memory cell transistors capable of storing binary or trinary or more multi-level data are arranged, wherein the memory cell region is divided into a data region in which data having a high number of levels of multi-level data can be stored and a spare region in which data having a low number of levels of multi-level data can be stored, the improvement comprising: a first decoding means for supplying a first drive signal to the data region, and a second decoding means for supplying a second drive signal to the spare region.
Claim 10
Dependent Claim
98 words
A nonvolatile semiconductor memory device as set forth in claim 7, further comprising: a first latch circuit for transferring data to the data region in accordance with the number of levels of the multi-level data to be stored in the data region and stopping the supply of the first drive signal when the transfer of the data to the data region is normally completed; and a second latch circuit for transferring data to the spare region and stopping the supply of the second drive signal when the transfer of the data to the spare region is normally completed.
Claim 11
Dependent Claim
51 words
A nonvolatile semiconductor memory device as set forth in claim 7, further comprising: means for stopping the supply of one of the first and second drive signals if the data region or spare region to be supplied with the one of the first and second drive signals, respectively, is not selected.
Claim 12
Dependent Claim
29 words
A nonvolatile semiconductor memory device as set forth in claim 7, wherein the plurality of the memory cell transistors are connected in series to form a NAND type structure.
Claim 13
Dependent Claim
60 words
A nonvolatile semiconductor memory device as set forth in claim 7, wherein the first decoding means exclusively supplies the first drive signal to the word line of the memory cell transistors of the data region, and wherein the second decoding means exclusively supplies the second drive signal to the word line of the memory cell transistors of the spare region.
Claim 14
Dependent Claim
118 words
An IC memory card capable of storing and reproducing data with a predetermined apparatus, comprising: a nonvolatile semiconductor memory device having a memory cell region in which a plurality of memory cell transistors capable of storing binary or trinary or more multi-level data are arranged, the memory cell region being divided into a data region in which data having a high number of levels of multi-level data can be stored and a spare region in which data having a low number of levels of multi-level data can be stored; a first decoding means for supplying a first drive signal to the data region; and a second decoding means for supplying a second drive signal to the spare region.
Claim 15
Dependent Claim
118 words
An IC memory card capable of storing and reproducing data with a predetermined apparatus, comprising: a nonvolatile semiconductor memory device having a memory cell region in which a plurality of memory cell transistors capable of storing binary or trinary or more multi-level data are arranged, the memory cell region being divided into a data region in which data having a high number of levels of multi-level data can be stored and a spare region in which data having a low number of levels of multi-level data can be stored; a first decoding means for supplying a first drive signal to the data region; and a second decoding means for supplying a second drive signal to the spare region.
Claim 16
Dependent Claim
96 words
An IC memory card as set forth in claim 12, further comprising: a first latch circuit for transferring data to the data region in accordance with the number of levels of multi-level data to be stored in the data region and stopping the supply of the first drive signal when the transfer of the data to the data region is normally completed; and a second latch circuit for transferring data to the spare region and stopping the supply of the second drive signal when the transfer of the data to the spare region is normally completed.
Claim 17
Dependent Claim
52 words
An IC memory card as set forth in claim 12, further comprising: means for stopping the supply of at least one of the first and second drive signals if the data region or spare region to be supplied with the one of the first and second drive signals, respectively, is not selected.
Claim 18
Dependent Claim
28 words
An IC memory card as set forth in claim 12, wherein the plurality of the memory cell transistors are connected in series to form a NAND type structure.
Claim 19
Dependent Claim
60 words
A nonvolatile semiconductor memory device as set forth in claim 12, wherein the first decoding means exclusively supplies the first drive signal to the word line of the memory cell transistors of the data region, and wherein the second decoding means exclusively supplies the second drive signal to the word line of the memory cell transistors of the spare region.
References Cited (Backward Citations)
US5584044A
Cited
US5438648A
Cited
US5594691A
Cited
US5761117A
Cited
US5768187A
Cited
US5768188A
Cited
US5859795A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-04-04 | 2003-10-04 | 2004-04-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-04-04 | 2007-10-04 | 2008-04-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-04-04 | 2011-10-04 | 2012-04-04 | $7700.00 | Window Closed / Lapsed |