Bidirectional follower for driving a capacitive load

Claim 2

A source follower buffer circuit comprising: a first source follower circuit part including a first transistor and a second transistor, said first transistor receiving an input signal, and said second transistor producing a biasing signal based on said input signal; and a second source follower circuit part, producing an output signal, and including a third transistor having a first conductivity type and receiving said input signal, said third transistor connected to source current to a capacitive load when said input signal is increased, and a fourth transistor having a conductivity type opposite to said first conductivity type and connected to sink current from said capacitive load, one of said first and second transistors operating to set a bias level of said fourth transistor, wherein said first source follower circuit part is not affected by said capacitive load.

Claim 3

A circuit as in claim 1 wherein said first source follower circuit part includes a P channel transistor and an N channel transistor, and said second source follower circuit part also includes a P channel transistor and an N channel transistor.

Claim 4

A circuit as in claim 1 further comprising a current reference, connected to said first source follower circuit part.

Claim 5

A circuit as in claim 2 wherein said N channel transistors are the same size and said P channel transistors are the same size.

Claim 6

The circuit as in claim 2 wherein the transistors in said second source follower circuit part are scaled to be larger than corresponding transistors in said first source follower circuit part.

Claim 7

A source follower circuit, comprising: a first output transistor, having a first conductivity type and receiving an input signal, said first output transistor connected to source current to a capacitive load when an input signal is increased, said first output transistor operating in an active region; a second output transistor, having a second conductivity type opposite to said first conductivity type and connected to sink current from said capacitive load, said second output transistor operating in its active region; a bias transistor, connected to one of said first and second output transistors, and operating to provide a bias level of said one transistor; an input transistor receiving said input signal, said input transistor operatively connected to said bias transistor to allow current from said capacitive load to quickly sink through said second output transistor.

Claim 8

A source follower circuit, comprising: a first output transistor, having a first conductivity type and receiving an input signal, said first output transistor connected to source current to a capacitive load when an input signal is increased, said first output transistor operating in an active region; a second output transistor, having a second conductivity type opposite to said first conductivity type and connected to sink current from said capacitive load, said second output transistor operating in its active region; a bias transistor, connected to one of said first and second output transistors, and operating to provide a bias level of said one transistor; an input transistor receiving said input signal, said input transistor operatively connected to said bias transistor to allow current from said capacitive load to quickly sink through said second output transistor.

Claim 9

The circuit as in claim 6 wherein said bias transistor is a diode connected transistor.