Patent US6034542A successfully refreshed from Google Patents.
US6034542A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Bus structure for modularized chip with FPGA modules
Assignee: Xilinx Inc
•
Filing: 1997-10-14
•
Granted: 2000-03-07
•
Expires: 2017-10-14
Abstract
Abstract An on-chip bus structure for use in a modularized integrated circuit chip including an FPGA module(s). The bus is intended for memory mapped data transfers between circuit modules, for instance master, slave, master/slave, bus controller, and bus monitor type modules. Each circuit module is an on-chip function block including a bus interface and communicates by a predefined set of bus signals; at least one module is an FPGA (field programmable gate array). Each module acts as a bus master when it initiates data read or write operations, or may be addressed during a bus read/write operation and thereby acts as a bus slave. This bus and module structure allows implementation of a system on a single chip.
Inventors
- 👤 David J. Ridgeway
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 12:30
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177
Claims Analysis
Total Claims: 35
Claim 1
Independent Claim
103 words
An integrated circuit device comprising: a bus comprising a plurality of bus lines; a plurality of modules, at least one of the modules comprising an FPGA, the FPGA comprising: a plurality of configurable logic blocks; and a plurality of interconnect lines for interconnecting the logic blocks; for each module, an associated interface structure for driving signals from the module onto the bus lines and for applying signals on the bus lines to the module means for configuring the bus and the FPGA; and a bus arbiter coupled to the bus for selecting which of the interface structures can drive signals onto the bus.
Claim 2
Dependent Claim
103 words
An integrated circuit device comprising: a bus comprising a plurality of bus lines; a plurality of modules, at least one of the modules comprising an FPGA, the FPGA comprising: a plurality of configurable logic blocks; and a plurality of interconnect lines for interconnecting the logic blocks; for each module, an associated interface structure for driving signals from the module onto the bus lines and for applying signals on the bus lines to the module means for configuring the bus and the FPGA; and a bus arbiter coupled to the bus for selecting which of the interface structures can drive signals onto the bus.
Claim 3
Dependent Claim
18 words
An integrated circuit device as in claim 1 wherein at least one of the interface structures is programmable.
Claim 4
Dependent Claim
20 words
An integrated circuit device as in claim 1 wherein at least one of the interface structures has a fixed function.
Claim 5
Dependent Claim
18 words
An integrated circuit device as in claim 1 wherein at least one of the modules is not programmable.
Claim 6
Dependent Claim
25 words
An integrated circuit device as in claim 1 wherein the bus arbiter further selects which of the interface structures can receive signals from the bus.
Claim 7
Dependent Claim
38 words
An integrated circuit device as in claim 1 wherein: a plurality of the interface structures are programmable to serve as masters for driving signals onto the bus, and the arbiter assigns a programmable priority order to the masters.
Claim 8
Dependent Claim
19 words
An integrated circuit device as in claim 1, wherein the bus arbiter is programmable in selecting an arbitration scheme.
Claim 9
Dependent Claim
18 words
An integrated circuit device as in claim 6, in which the priority order includes a round robin basis.
Claim 10
Dependent Claim
17 words
An integrated circuit device as in claim 6, in which the priority order includes a fixed basis.
Claim 11
Dependent Claim
69 words
An integrated circuit device as in claim 1 wherein: the interface structure associated with the FPGA module includes means for accessing configuration memory associated with the FPGA module from the bus; and the interface structure associated with the FPGA module includes means for recognizing a configuration command for programming the FPGA modules from the bus and responds to the configuration command by passing subsequent data to the configuration memory.
Claim 12
Dependent Claim
44 words
An integrated circuit device as in claim 1 wherein the modules each include scan test structures and each of the interface structures includes circuitry for passing scan test information from external terminals of the integrated circuit device to individual modules connected to the bus.
Claim 13
Dependent Claim
22 words
An integrated circuit device as in claim 11 wherein the scan test information is one of a JTAG or built-in self-test protocol.
Claim 14
Dependent Claim
38 words
An integrated circuit device as in claim 1 wherein one of the modules is programmed to monitor the bus and to provide diagnostic or transaction information associated with the bus to external terminals of the integrated circuit device.
Claim 15
Dependent Claim
41 words
An integrated circuit device as in claim 1 further comprising a fixed function monitor coupled to the bus to monitor the bus and to provide diagnostic or transaction information associated with the bus to external terminals of the integrated circuit device.
Claim 16
Dependent Claim
27 words
An integrated circuit device as in claim 1, further comprising: at least one core logic module; and an interface between the core logic module and the bus.
Claim 17
Dependent Claim
114 words
An integrated circuit device comprising: a bus comprising a plurality of bus lines; a plurality of modules, at least one of the modules comprising an FPGA, the FPGA comprising: a plurality of configurable logic blocks, and a plurality of interconnect lines for interconnecting the logic blocks; for each module, an associated interface structure for driving signals from the module onto the bus lines and for applying signals on the bus lines to the module; and means for configuring the bus and the FPGA; wherein at any time only one master of the interface structures drives signals onto the bus and the master selects which of the interface structures can receive signals from the bus.
Claim 18
Dependent Claim
114 words
An integrated circuit device comprising: a bus comprising a plurality of bus lines; a plurality of modules, at least one of the modules comprising an FPGA, the FPGA comprising: a plurality of configurable logic blocks, and a plurality of interconnect lines for interconnecting the logic blocks; for each module, an associated interface structure for driving signals from the module onto the bus lines and for applying signals on the bus lines to the module; and means for configuring the bus and the FPGA; wherein at any time only one master of the interface structures drives signals onto the bus and the master selects which of the interface structures can receive signals from the bus.
Claim 19
Dependent Claim
120 words
An integrated circuit device comprising: a bus comprising a plurality of bus lines; a plurality of modules, at least one of the modules comprising an FPGA, the FPGA comprising: a plurality of configurable logic blocks, and a plurality of interconnect lines for interconnecting the logic blocks; for each module, an associated interface structure for driving signals from the module onto the bus lines and for applying signals on the bus lines to the module; and means for configuring the bus and the FPGA; wherein at any time one of the modules is a master and each of the interface structures decodes a command from the master to detect when the associated interface structure is to receive signals from the bus.
Claim 20
Dependent Claim
120 words
An integrated circuit device comprising: a bus comprising a plurality of bus lines; a plurality of modules, at least one of the modules comprising an FPGA, the FPGA comprising: a plurality of configurable logic blocks, and a plurality of interconnect lines for interconnecting the logic blocks; for each module, an associated interface structure for driving signals from the module onto the bus lines and for applying signals on the bus lines to the module; and means for configuring the bus and the FPGA; wherein at any time one of the modules is a master and each of the interface structures decodes a command from the master to detect when the associated interface structure is to receive signals from the bus.
Claim 21
Dependent Claim
116 words
An integrated circuit device comprising: a bus comprising a plurality of bus lines; a plurality of modules, at least one of the modules comprising an FPGA, the FPGA comprising: a plurality of configurable logic blocks, and a plurality of interconnect lines for interconnecting the logic blocks; for each module, an associated interface structure for driving signals from the module onto the bus lines and for applying signals on the bus lines to the module; and means for configuring the bus and the FPGA; wherein the interface structures comprise a plurality of masters and each of the masters determines bus availability upon needing the bus and becomes a driver when the bus is found to be idle.
Claim 22
Dependent Claim
116 words
An integrated circuit device comprising: a bus comprising a plurality of bus lines; a plurality of modules, at least one of the modules comprising an FPGA, the FPGA comprising: a plurality of configurable logic blocks, and a plurality of interconnect lines for interconnecting the logic blocks; for each module, an associated interface structure for driving signals from the module onto the bus lines and for applying signals on the bus lines to the module; and means for configuring the bus and the FPGA; wherein the interface structures comprise a plurality of masters and each of the masters determines bus availability upon needing the bus and becomes a driver when the bus is found to be idle.
Claim 23
Dependent Claim
37 words
An integrated circuit device comprising: a plurality of FPGA modules; a bus interconnecting the FPGA modules; and a bus arbiter coupled to the bus for selecting which of the FPGA modules can drive signals onto the bus.
Claim 24
Dependent Claim
37 words
An integrated circuit device comprising: a plurality of FPGA modules; a bus interconnecting the FPGA modules; and a bus arbiter coupled to the bus for selecting which of the FPGA modules can drive signals onto the bus.
Claim 25
Dependent Claim
25 words
An integrated circuit device as in claim 19, wherein the bus arbiter further selects which of the FPGA modules can receive signals from the bus.
Claim 26
Dependent Claim
38 words
An integrated circuit device as in claim 19, wherein: a plurality of the interface structures are programmable to serve as masters for driving signals onto the bus, and the arbiter assigns a programmable priority order to the masters.
Claim 27
Dependent Claim
18 words
An integrated circuit device as in claim 21, in which the priority order includes a round robin basis.
Claim 28
Dependent Claim
17 words
An integrated circuit device as in claim 21, in which the priority order includes a fixed basis.
Claim 29
Dependent Claim
19 words
An integrated circuit device as in claim 19, wherein the bus arbiter is programmable in selecting an arbitration scheme.
Claim 30
Dependent Claim
49 words
An integrated circuit device comprising: a plurality of FPGA modules; and a bus interconnecting the FPGA modules; wherein at any time only one master of the FPGA modules structures drives signals onto the bus and the master selects which of the FPGA modules can receive signals from the bus.
Claim 31
Dependent Claim
49 words
An integrated circuit device comprising: a plurality of FPGA modules; and a bus interconnecting the FPGA modules; wherein at any time only one master of the FPGA modules structures drives signals onto the bus and the master selects which of the FPGA modules can receive signals from the bus.
Claim 32
Dependent Claim
55 words
An integrated circuit device comprising: a plurality of FPGA modules; and a bus interconnecting the FPGA modules; wherein at any time one of the FPGA modules is a master and each of the FPGA modules decodes a command from the master to detect when the associated FPGA module is to receive signals from the bus.
Claim 33
Dependent Claim
55 words
An integrated circuit device comprising: a plurality of FPGA modules; and a bus interconnecting the FPGA modules; wherein at any time one of the FPGA modules is a master and each of the FPGA modules decodes a command from the master to detect when the associated FPGA module is to receive signals from the bus.
Claim 34
Dependent Claim
50 words
An integrated circuit device comprising: a plurality of FPGA modules; and a bus interconnecting the FPGA modules; wherein the FPGA modules comprise a plurality of masters and each of the masters determines bus availability upon needing the bus and becomes a driver when the bus is found to be idle.
Claim 35
Dependent Claim
50 words
An integrated circuit device comprising: a plurality of FPGA modules; and a bus interconnecting the FPGA modules; wherein the FPGA modules comprise a plurality of masters and each of the masters determines bus availability upon needing the bus and becomes a driver when the bus is found to be idle.
References Cited (Backward Citations)
US4870302A
Cited
US4758745A
Cited
US4758745B1
Cited
US4847612A
Cited
US5621650A
Cited
US5828229A
Cited
US5448185A
Cited
US5572148A
Cited
US5726584A
Cited
US5838165A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-03-07 | 2003-09-06 | 2004-03-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-03-07 | 2007-09-06 | 2008-03-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-03-07 | 2011-09-06 | 2012-03-07 | $7700.00 | Window Closed / Lapsed |