Patent US917609A successfully refreshed from Google Patents.
Patent US6027994A successfully refreshed from Google Patents.
US6027994A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method to fabricate a dual metal-damascene structure in a substrate
Assignee: United Microelectronics Corp
•
Filing: 1998-06-22
•
Granted: 2000-02-22
•
Expires: 2018-06-22
Abstract
Abstract A method to fabricate a dual damascene structure in a substrate is disclosed in the present invention. A first silicon oxide layer is deposited over the substrate and a silicon nitride layer is formed on the first silicon oxide layer. The first silicon oxide layer and the silicon nitride layer are etched in order to form a via hole on the substrate. Afterwards, a second silicon oxide layer is deposited to refill into the via hole and to cover the silicon nitride layer. A dry etching process is performed to remove the second silicon oxide layer in the via hole and to form a metal trench in the second silicon oxide layer on the silicon nitride layer and a metal trench in the second silicon oxide layer above the via hole. After the formation of the metal trenches, a portion of the second silicon oxide layer is remained on the sidewalls and the bottom of the via hole. A dry etching process is performed to remove the remaining portion of the second silicon oxide layer. At last, metal material is deposited to refill into the via hole and the metal trench, it is followed by the metal CMP processs to remove the excess metal over the silicon oxide. The dual metal-damascene structure on the substrate is complete.
Inventors
- 👤 Yimin Huang
- 👤 Tri-Rung Yew
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 19:23
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/071; H10W20/081; H10W20/084; H10W20/085; H10W20/40; H10W20/41; H10W20/42; H10W20/0886
Claims Analysis
Total Claims: 22
Claim 1
Independent Claim
217 words
A method to fabricate a dual damascene structure on a substrate, comprising steps of: forming a first intermetal dielectric layer on said substrate; forming a silicon nitride layer on said first intermetal dielectric layer; etching said first intermetal dielectric layer and said silicon nitride layer to form a via hole on said substrate; forming a second intermetal dielectric layer on said substrate and to refill into said via hole; etching said second intermetal dielectric layer to form a first metal trench on said silicon nitride layer and a second metal trench in said second intermetal dielectric layer above said via hole, wherein said second intermetal dielectric layer in said via hole is etched and a portion of said second intermetal dielectric layer is remained on sidewalls and bottom of said via hole; removing the remaining portion of said second intermetal dielectric layer in said via hole; forming a glue/barrier layer on sidewalls and bottom of said via hole, said first metal trench and said second metal trench; forming a metal layer on said glue/barrier layer to refill into said via hole, said first metal trench and said second metal trench, and to cover said second intermetal dielectric layer; and performing a chemical mechanical polishing (CMP) process to remove said metal layer on said second intermetal dielectric layer.
Claim 2
Independent Claim
217 words
A method to fabricate a dual damascene structure on a substrate, comprising steps of: forming a first intermetal dielectric layer on said substrate; forming a silicon nitride layer on said first intermetal dielectric layer; etching said first intermetal dielectric layer and said silicon nitride layer to form a via hole on said substrate; forming a second intermetal dielectric layer on said substrate and to refill into said via hole; etching said second intermetal dielectric layer to form a first metal trench on said silicon nitride layer and a second metal trench in said second intermetal dielectric layer above said via hole, wherein said second intermetal dielectric layer in said via hole is etched and a portion of said second intermetal dielectric layer is remained on sidewalls and bottom of said via hole; removing the remaining portion of said second intermetal dielectric layer in said via hole; forming a glue/barrier layer on sidewalls and bottom of said via hole, said first metal trench and said second metal trench; forming a metal layer on said glue/barrier layer to refill into said via hole, said first metal trench and said second metal trench, and to cover said second intermetal dielectric layer; and performing a chemical mechanical polishing (CMP) process to remove said metal layer on said second intermetal dielectric layer.
Claim 3
Dependent Claim
24 words
The method of claim 1, wherein said second intermetal dielectric layer and said silicon nitride layer are etched by using an anisotropically etching process.
Claim 4
Dependent Claim
19 words
The method of claim 1, wherein said first and second intermetal dielectric layers are formed of silicon oxide material.
Claim 5
Dependent Claim
23 words
The method of claim 1, wherein said second intermetal dielectric layer is formed by using a plasma enhanced chemical vapor deposition (PECVD) process.
Claim 6
Dependent Claim
19 words
The method of claim 1, wherein said second intermetal dielectric layer is formed by using a nonconformal deposition process.
Claim 7
Dependent Claim
19 words
The method of claim 1, wherein said second intermetal dielectric layer is etched by using an anisotropically etching process.
Claim 8
Dependent Claim
25 words
The method of claim 1, wherein said silicon nitride layer serves as an etching stop layer during the etching of said second intermetal dielectric layer.
Claim 9
Dependent Claim
14 words
The method of claim 1, wherein said metal layer is formed of metal aluminum.
Claim 10
Dependent Claim
26 words
The method of claim 1, wherein the formation of said glue/barrier layer is to deposit a metal Ti layer and then deposit a metal TiN layer.
Claim 11
Dependent Claim
20 words
The method of claim 1, wherein said first intermetal dielectric layer has a thickness between about 6000 to 10000 angstroms.
Claim 12
Dependent Claim
19 words
The method of claim 1, wherein said silicon nitride layer has a thickness between about 1000 to 2000 angstroms.
Claim 13
Dependent Claim
20 words
The method of claim 1, wherein said second intermetal dielectric layer has a thickness between about 5000 to 8000 angstroms.
Claim 14
Independent Claim
228 words
A method to fabricate a dual damascene structure on a substrate, comprising steps of: forming a first silicon oxide layer over said substrate; forming a silicon nitride layer on said first silicon oxide layer; etching said first silicon oxide layer and said silicon nitride layer to form a via hole on said substrate; forming a second silicon oxide layer to cover on said substrate and to refill into said via hole by using plasma enhanced chemical vapor deposition (PECVD) process; etching said second silicon oxide layer to form a first metal trench on said silicon nitride layer and a second metal trench in said second intermetal dielectric layer above said via hole, wherein said second silicon oxide layer in said via hole is etched and a portion of said second silicon oxide layer is remained on sidewalls and bottom of said via hole; removing the remaining portion of said second silicon oxide layer in said via hole; forming a glue/barrier layer on sidewalls and bottom of said via hole, said first metal trench and said second metal trench; forming a metal layer on said barrier layer to refill into said via hole, said first metal trench and said second metal trench, and to cover said second silicon oxide layer; and performing a chemical mechanical polishing (CMP) process to remove said metal layer on said second silicon oxide layer.
Claim 15
Independent Claim
228 words
A method to fabricate a dual damascene structure on a substrate, comprising steps of: forming a first silicon oxide layer over said substrate; forming a silicon nitride layer on said first silicon oxide layer; etching said first silicon oxide layer and said silicon nitride layer to form a via hole on said substrate; forming a second silicon oxide layer to cover on said substrate and to refill into said via hole by using plasma enhanced chemical vapor deposition (PECVD) process; etching said second silicon oxide layer to form a first metal trench on said silicon nitride layer and a second metal trench in said second intermetal dielectric layer above said via hole, wherein said second silicon oxide layer in said via hole is etched and a portion of said second silicon oxide layer is remained on sidewalls and bottom of said via hole; removing the remaining portion of said second silicon oxide layer in said via hole; forming a glue/barrier layer on sidewalls and bottom of said via hole, said first metal trench and said second metal trench; forming a metal layer on said barrier layer to refill into said via hole, said first metal trench and said second metal trench, and to cover said second silicon oxide layer; and performing a chemical mechanical polishing (CMP) process to remove said metal layer on said second silicon oxide layer.
Claim 16
Dependent Claim
19 words
The method of claim 13, wherein said second silicon oxide layer is etched by using an anisotropically etching process.
Claim 17
Dependent Claim
25 words
The method of claim 13, wherein said silicon nitride layer serves as an etching stop layer during the etching of said second silicon oxide layer.
Claim 18
Dependent Claim
14 words
The method of claim 13, wherein said metal layer is formed of metal aluminum.
Claim 19
Dependent Claim
26 words
The method of claim 13, wherein the formation of said glue/barrier layer is to deposit a metal Ti layer and then deposit a metal TiN layer.
Claim 20
Dependent Claim
20 words
The method of claim 13, wherein said first silicon oxide layer has a thickness between about 6000 to 10000 angstroms.
Claim 21
Dependent Claim
19 words
The method of claim 13, wherein said silicon nitride layer has a thickness between about 1000 to 2000 angstroms.
Claim 22
Dependent Claim
20 words
The method of claim 13, wherein said second silicon oxide layer has a thickness between about 5000 to 8000 angstroms.
References Cited (Backward Citations)
US5312777A
Cited
US5530262A
Cited
US5654232A
Cited
US5614765A
Cited
US5686354A
Cited
US5759911A
Cited
US5539255A
Cited
US5801094A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-02-21 | 2003-08-23 | 2004-02-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-02-21 | 2007-08-23 | 2008-02-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-02-21 | 2011-08-23 | 2012-02-22 | $7700.00 | Window Closed / Lapsed |