US6016000A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Ultra high-speed chip semiconductor integrated circuit interconnect structure and fabrication method using free-space dielectrics
Assignee: CVC Inc
•
Filing: 1998-04-22
•
Granted: 2000-01-18
•
Expires: 2018-04-22
Abstract
Abstract Ultra high-speed multi-level interconnect structure and fabrication process flows are disclosed for a semiconductor integrated circuit chip. The interconnect structures of this invention include a plurality of electrically conductive metallization levels. Each of the metallization levels includes a plurality of electrically conductive interconnect lines. A plurality of electrically conductive plugs make electrical connections between various metallization levels as well as between the metallization levels and the semiconductor devices fabricated on the semiconductor substrate. The invention further includes a free-space medium occupying at least a substantial fraction of the electrically insulating regions within the multi-level interconnect structure surrounding the interconnect lines and plugs. A top passivation overlayer hermetically seals the multi-level interconnect structure. The top passivation overlayer used for hermetic sealing also functions as a heat transfer medium to facilitate heat removal from the interconnect metallization structure as well as to provide additional mechanical support for the multi-level interconnect structure through contact with the top metallization level of the multi-level interconnect structure. The hermetically sealed free-space medium minimizes the capacitive cross-talk noise in the interconnect structure, enabling increased chip operating speeds and reduced chip power distribution.
Inventors
- 👤 Mehrdad M. Moslehi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 18:37
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10W20/495; H10W20/45; H10W20/48; H10W72/00; H10W72/90
Claims Analysis
Total Claims: 36
Claim 1
Independent Claim
141 words
A multi-level interconnect structure for a semiconductor integrated circuit chip on a semiconductor substrate comprising: a plurality of electrically conductive metallization levels, each of said metallization levels comprising a plurality of electrically conductive interconnect segments; a plurality of electrically conductive plugs for electrically connecting between various metallization levels and between said metallization levels and a plurality of semiconductor devices; a free-space medium occupying at least a substantial portion of the electrically insulating regions within said multi-level interconnect structure; and an electrically insulating top passivation overlayer for hermetic sealing of said multi-level interconnect structure and for protection of said integrated circuit chip, said top passivation overlayer also serving as a heat transfer medium for facilitating heat removal from said interconnect structure and providing additional mechanical support for said interconnect structure through contact with the top metallization level of said multi-level interconnect structure.
Claim 2
Dependent Claim
141 words
A multi-level interconnect structure for a semiconductor integrated circuit chip on a semiconductor substrate comprising: a plurality of electrically conductive metallization levels, each of said metallization levels comprising a plurality of electrically conductive interconnect segments; a plurality of electrically conductive plugs for electrically connecting between various metallization levels and between said metallization levels and a plurality of semiconductor devices; a free-space medium occupying at least a substantial portion of the electrically insulating regions within said multi-level interconnect structure; and an electrically insulating top passivation overlayer for hermetic sealing of said multi-level interconnect structure and for protection of said integrated circuit chip, said top passivation overlayer also serving as a heat transfer medium for facilitating heat removal from said interconnect structure and providing additional mechanical support for said interconnect structure through contact with the top metallization level of said multi-level interconnect structure.
Claim 3
Dependent Claim
21 words
The multi-level interconnect structure of claim 1 wherein said top passivation overlayer is formed to substantially maintain said free space medium.
Claim 4
Dependent Claim
37 words
The multi-level interconnect structure of claim 1 wherein at least a portion of said electrically conductive plugs is made of copper, and wherein at least a portion of said electrically conductive interconnect segments is made of copper.
Claim 5
Dependent Claim
29 words
The multi-level interconnect structure of claim 1 wherein at least a portion of said electrically conductive interconnect segments and plugs is made of a material comprising silver or aluminum.
Claim 6
Dependent Claim
29 words
The multi-level interconnect structure of claim 1 wherein at least a portion of said electrically conductive interconnect segments and plugs is made of a material comprising a superconducting material.
Claim 7
Dependent Claim
18 words
The multi-level interconnect structure of claim 1 wherein said semiconductor substrate is silicon, or silicon-on-insulator, or galium arsenide.
Claim 8
Dependent Claim
33 words
The multi-level interconnect structure of claim 1 wherein said electrically insulating top passivation overlayer is made of a material comprising silicon nitride, silicon oxynitride, aluminum nitride, diamond-like coating, boron nitride or silicon carbide.
Claim 9
Dependent Claim
47 words
The multi-level interconnect structure of claim 1 wherein said electrically insulating top passivation overlayer comprises a material layer with a plurality of open bonding pad windows and closed resealed windows, the latter used for formation of said free-space medium and subsequent hermetic sealing of said interconnect structure.
Claim 10
Dependent Claim
47 words
The multi-level interconnect structure of claim 1 wherein said multi-level interconnect structure is further supported by an electrically insulating bottom buffer layer, said electrically insulating bottom buffer layer separating said multi-level interconnect structure from underlying transistors and isolation regions fabricated within said semiconductor integrated circuit chip substrate.
Claim 11
Dependent Claim
49 words
The multi-level interconnect structure of claim 9 wherein said top passivation overlayer provides openings to expose the electrically conductive bonding pads and said electrically insulating bottom buffer layer provides openings for electrical connections between a portion of said electrically conductive plugs and said underlying transition within said semiconductor substrate.
Claim 12
Dependent Claim
63 words
The multi-level interconnect structure of claim 9 wherein said multi-level interconnect structure provides mechanical stability through a plurality of interconnections among said electrically conductive interconnect segments and plugs, binding connections between said top passivation overlayer and a portion of the top metallization level, as well as binding connections between a portion of said electrically conductive plugs and said electrically insulating bottom buffer layer.
Claim 13
Dependent Claim
41 words
The multi-level interconnect structure of claim 9 wherein said plurality of electrically conductive levels and plugs is embedded within a sealed cavity formed between said top passivation overlayer and said electrically bottom buffer layer in conjunction with a free-space dielectric medium.
Claim 14
Dependent Claim
31 words
The multi-level interconnect structure of claim 9, wherein said electrically insulating bottom buffer layer is made of a material comprising silicon nitride, aluminum nitride, diamond-like coating, silicon carbide, or boron nitride.
Claim 15
Dependent Claim
23 words
The multi-level interconnect structure of claim 9, wherein said electrically insulating bottom buffer layer provides additional mechanical support for said multi-level interconnect structure.
Claim 16
Dependent Claim
37 words
The multi-level interconnect structure of claim 14, wherein said electrically insulating bottom buffer layer further provides a blocking material with effective diffusion barrier properties against contamination of said semiconductor substrate by the metallization materials and ionic contaminants.
Claim 17
Dependent Claim
29 words
The multi-level interconnect structure of claim 14 wherein said electrically insulating bottom buffer layer enables formation of said free-space medium without damage to said underlying transitory and isolation regions.
Claim 18
Dependent Claim
17 words
The multi-level interconnect structure of claim 1, wherein said hermetically sealed free-space medium comprises a gaseous material.
Claim 19
Dependent Claim
15 words
The multi-level interconnect structure of claim 1, wherein said hermetically sealed free-space medium comprises vacuum.
Claim 20
Dependent Claim
21 words
The multi-level interconnect structure of claim 17, wherein said gaseous material is in the pressure range of less than 5 atmospheres.
Claim 21
Dependent Claim
18 words
The multi-level interconnect structure of claim 17, wherein said gaseous material is at or near the atmospheric pressure.
Claim 22
Dependent Claim
16 words
The multi-level interconnect structure of claim 17, wherein said gaseous material comprises a high-thermal-conductivity inert gas.
Claim 23
Dependent Claim
15 words
The multi-level interconnect structure of claim 21, wherein said inert gas comprises helium or argon.
Claim 24
Dependent Claim
15 words
The multi-level interconnect structure of claim 17, wherein said gaseous material comprises nitrogen or hydrogen.
Claim 25
Dependent Claim
31 words
The multi-level interconnect structure of claim 17, wherein said gaseous material suppresses electrical leakage currents and gas breakdown within said free-space medium due to said electrically conductive interconnect segments and plugs.
Claim 26
Dependent Claim
27 words
The multi-level interconnect structure of claim 19 wherein the exposed surfaces of said plurality of electrically conductive interconnect segments and plugs further comprise an encapsulation coating layer.
Claim 27
Dependent Claim
30 words
The multi-level interconnect structure of claim 11, wherein said encapsulation coating layer comprises an electrically conductive material (such as TiN x , TaN x , Wn x , or silver).
Claim 28
Dependent Claim
30 words
The multi-level interconnect structure of claim 25, wherein said encapsulation coating layer comprises an electrically insulating material (such as silicon dioxide, silicon nitride, aluminum nitride, aluminum oxide, or diamond-like carbon).
Claim 29
Dependent Claim
23 words
The multi-level interconnect structure of claim 27, wherein said electrically insulating encapsulation coating layer suppresses electrical leakage and breakdown within said interconnect structure.
Claim 30
Dependent Claim
37 words
The multi-level interconnect structure of claim 1 wherein at least a portion of said plurality of electrically conductive interconnect segments and plugs comprises a high electrical conductivity material (such as copper, silver, gold, or a superconducting material).
Claim 31
Dependent Claim
60 words
The multi-level interconnect structure of claim 1, wherein a portion of said electrically conductive plugs comprises the conductive contact plugs which provide electrical connection between the first metallization level and underlying semiconductor devices and are encapsulated in a conductive diffusion barrier layer (such as TiN x , TaN x , Wn x , Ta, or a ternary conductive barrier material).
Claim 32
Dependent Claim
47 words
The multi-level interconnect structure of claim 30, wherein the plurality of metallization levels between the second level and the top level as well as the plurality of electrically conductive via plugs providing interlevel connections above first metallization level do not utilize any electrically conductive diffusion barrier layers.
Claim 33
Dependent Claim
47 words
The multi-level interconnect structure of claim 9, wherein said top passivation overlayer and said bottom electrically insulating buffer layer are formed using at least one etch-resistant electrically insulating material (such as one or a combination of silicon nitride, aluminum nitride, silicon carbide, boron nitride, or diamond-like coating).
Claim 34
Dependent Claim
62 words
The multi-level interconnect structure of claim 9, wherein said top passivation overlayer and said bottom electrically insulating buffer layer join together to make a sealed contact at the peripheral region of said semiconductor integrated circuit chip to form a hermetically-sealed and mechanically stable cavity encapsulating said plurality of electrically conducting metallization levels, said plurality of electrically conductive plugs, and said free-space medium.
Claim 35
Dependent Claim
39 words
The multi-level interconnect structure of claim 1, wherein at least a substantial portion of contact interfaces among said electrically conductive metallization levels and electrically conductive plugs comprise direct connections of identical metallization materials without any interfacial contact barrier layers.
Claim 36
Dependent Claim
33 words
The multi-level interconnect structure of claim 1, wherein a plurality of dummy plugs connected to bottom surface of the top passivation overlayer provides additional structural and mechanical support for said multi-level interconnect structure.
References Cited (Backward Citations)
US3890636A
Cited
US4289846A
Cited
US4933743A
Cited
US5117276A
Cited
EP0475646A2
Cited
US5372969A
Cited
US5256869A
Cited
EP0644443A1
Cited
US5641712A
Cited
US5798559A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-01-17 | 2003-07-19 | 2004-01-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-01-17 | 2007-07-19 | 2008-01-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-01-17 | 2011-07-19 | 2012-01-18 | $7700.00 | Window Closed / Lapsed |