US6014339A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Synchronous DRAM whose power consumption is minimized
Assignee: Socionext Inc
•
Filing: 1997-08-29
•
Granted: 2000-01-11
•
Expires: 2017-08-29
Abstract
Abstract An SDRAM that can operate quickly and requires a small amount of power. The SDRAM is a synchronous DRAM operating synchronously with an externally-input clock and has a clock buffer for generating an operation clock using the external clock, a plurality of pipelines, and gates interposed among the pipelines, operating according to the operation clock so as to restrict the timing of inputting an output of a previous stage to a subsequent stage. The synchronous DRAM, in which at least part of operations to be carried out consecutively are pipelined, further has an operation command judgment circuit for determining from the operating state of the synchronous DRAM whether or not the pipelines should be operated, and gate control circuits for giving control so that only when the operation command judgment circuit determines that the pipelines should be operated, is the operation clock supplied to the gates.
Inventors
- 👤 Hiroyuki Kobayashi
- 👤 Tatsuya Kanda
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 22:38
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/41; G11C11/413; G11C7/00; G11C7/10; G11C7/1072; G11C7/1015; G11C7/1039
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
103 words
A synchronous DRAM operating synchronously with an external clock, comprising: a clock buffer, for receiving the external clock, and for generating an internal clock; a plurality of pipelines; a plurality of gates, interposed among said pipelines; an operation mode judgement circuit for determining an operation mode in response to a command input and for outputting a mode signal; and a gate control circuit, receiving the mode signal, for providing said internal clock to the gates when said operation mode is a first operation mode, and for not providing said internal clock to the gates when said operation mode is a second operation mode.
Claim 2
Dependent Claim
103 words
A synchronous DRAM operating synchronously with an external clock, comprising: a clock buffer, for receiving the external clock, and for generating an internal clock; a plurality of pipelines; a plurality of gates, interposed among said pipelines; an operation mode judgement circuit for determining an operation mode in response to a command input and for outputting a mode signal; and a gate control circuit, receiving the mode signal, for providing said internal clock to the gates when said operation mode is a first operation mode, and for not providing said internal clock to the gates when said operation mode is a second operation mode.
Claim 3
Dependent Claim
18 words
The synchronous DRAM according to claim 1, wherein said gates are cut off in said second operation mode.
Claim 4
Dependent Claim
30 words
The synchronous DRAM according to claim 1, wherein a signal path for reading data stored in a memory cell to an output terminal is divided into said plurality of pipelines.
Claim 5
Dependent Claim
17 words
The synchronous DRAM according to claim 1, wherein said first operation mode is a read operation mode.
Claim 6
Dependent Claim
130 words
A synchronous DRAM receiving an external clock, comprising: a clock buffer, for receiving the external clock, and for generating an internal clock; a plurality of stages of signal paths for reading data stored in a memory cell to an output terminal; a plurality of transfer gates disposed between neighboring two stages of said signal paths; an operation mode judgement circuit for detecting an operation mode in response to a command input, and for outputting a mode signal; and a gate control circuit, receiving the operation mode signal, for providing said internal clock to the plurality of transfer gates when said operation mode is a read operation mode, and for not providing said internal clock to the plurality of transfer gates when said operation mode is not said read operation mode.
Claim 7
Dependent Claim
130 words
A synchronous DRAM receiving an external clock, comprising: a clock buffer, for receiving the external clock, and for generating an internal clock; a plurality of stages of signal paths for reading data stored in a memory cell to an output terminal; a plurality of transfer gates disposed between neighboring two stages of said signal paths; an operation mode judgement circuit for detecting an operation mode in response to a command input, and for outputting a mode signal; and a gate control circuit, receiving the operation mode signal, for providing said internal clock to the plurality of transfer gates when said operation mode is a read operation mode, and for not providing said internal clock to the plurality of transfer gates when said operation mode is not said read operation mode.
Claim 8
Dependent Claim
161 words
The synchronous DRAM according to claim 5, wherein: said plurality of stages of signal paths comprises first, second and third stages; said plurality of transfer gates include first and second transfer gates; the first transfer gate is disposed between the first and second stages, the second transfer gate is disposed between the second and third stages, said clock buffer circuit outputs first and second internal clocks as the internal clock, said gate control circuit comprises first and second gate control circuit portions, the first gate control circuit portion receives said first internal clock and said operation mode signal and does not provide said first internal clock to said first transfer gate when said operation mode is not said read operation mode, and the second gate control circuit portion receives said second internal clock and said operation mode signal and does not provide said second internal clock to said second transfer gate when said operation mode is not said read operation mode.
References Cited (Backward Citations)
US5550781A
Cited
US5384737A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-01-10 | 2003-07-12 | 2004-01-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-01-10 | 2007-07-12 | 2008-01-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-01-10 | 2011-07-12 | 2012-01-11 | $7700.00 | Window Closed / Lapsed |