US6011722A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for erasing and programming memory devices
Assignee: Avago Technologies International Sales Pte Ltd
•
Filing: 1998-10-13
•
Granted: 2000-01-04
•
Expires: 2018-10-13
Abstract
Abstract A method for programming and/or erasing an array of stacked gate memory devices such as EPROM and EEPROM devices in a NOR array is disclosed. In the method, either a program verify or an erase verify is performed intermittently with the programming of a device or the erasure of the array. During the program-verify, one of either a negative VCS is applied to the deselected devices in the array, a negative VBS is applied to both the selected and deselected devices in the array, or both conditions are applied. Performing the program verify or erase verify in this manner is efficient and accurate. During the programming step, it is also advantageous if one of either a negative VCS is applied to the deselected devices in the array, a negative VBS is applied to the selected devices in the array, or both. With the application of a negative VCS to the deselected devices during programming, if there are any over-erased devices in the array, the presence of the over-erased devices will not adversely affect the programming of the devices.
Inventors
- 👤 Jeffrey Devin Bude
- 👤 Marco Mastrapasqua
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 21:28
CPC Classifications
G; G11; G11C; G11C16/00; G11C16/02; G11C16/06; G11C16/34; G11C16/3436; G11C16/344; G11C16/3445; G11C16/3454; G11C16/3459
Claims Analysis
Total Claims: 31
Claim 1
Independent Claim
220 words
A process for changing the charge on the floating gate of a plurality of stacked-gate memory devices in a NOR array comprising: verifying whether a V TH of at least one device on a selected word line in an array of devices is above or below a target threshold voltage, wherein the at least one device is the selected device in an array of devices and wherein the devices other than the selected device in the array are the deselected devices, by applying, to an n-channel device, a V BS that is equal to or less than zero to the selected and deselected devices and a V CS that is less than or equal to zero to the deselected devices and wherein at least one of V BS and V CS is less than zero, and, to a p-channel device, a V BS that is equal to or greater than zero to the selected and deselected devices and a V CS that is greater than or equal to zero to the deselected devices and wherein at least one of V BS and V CS is greater than zero; and if the V TH of the device is less than or greater than the target threshold voltage, subjecting the selected device to conditions that change the charge on the floating gate.
Claim 2
Dependent Claim
220 words
A process for changing the charge on the floating gate of a plurality of stacked-gate memory devices in a NOR array comprising: verifying whether a V TH of at least one device on a selected word line in an array of devices is above or below a target threshold voltage, wherein the at least one device is the selected device in an array of devices and wherein the devices other than the selected device in the array are the deselected devices, by applying, to an n-channel device, a V BS that is equal to or less than zero to the selected and deselected devices and a V CS that is less than or equal to zero to the deselected devices and wherein at least one of V BS and V CS is less than zero, and, to a p-channel device, a V BS that is equal to or greater than zero to the selected and deselected devices and a V CS that is greater than or equal to zero to the deselected devices and wherein at least one of V BS and V CS is greater than zero; and if the V TH of the device is less than or greater than the target threshold voltage, subjecting the selected device to conditions that change the charge on the floating gate.
Claim 3
Dependent Claim
59 words
The process of claim 1 wherein the device is n-channel and V BS is less than zero and the V CS that is applied to the deselected devices is equal to zero, and wherein the V CS that is applied to the selected device during the verify is equal to the target threshold voltage plus a body effect shift.
Claim 4
Dependent Claim
20 words
The process of claim 2 further comprising determining a body effect shift for the devices in the array of devices.
Claim 5
Dependent Claim
77 words
The process of claim 2 wherein the conditions that change the charge on the floating gate are programming conditions comprising applying a negative V BS to the selected and deselected devices, a V CS that is greater than zero to the selected device and a V CS that is equal to zero to the deselected devices, and wherein these programming conditions are applied when the V TH of the device is less than the target threshold voltage.
Claim 6
Dependent Claim
47 words
The process of claim 2 wherein the memory devices are EEPROM devices and the conditions that change the charge on the floating gate are erasing conditions and wherein these erasing conditions are applied when the V TH of the device is greater than the target threshold voltage.
Claim 7
Dependent Claim
49 words
The process of claim 1 wherein the device is n-channel and V BS is zero and the V CS that is applied to the deselected devices is less than zero, and wherein the V CS that is applied to the selected device is equal to the target threshold voltage.
Claim 8
Dependent Claim
81 words
The process of claim 6 wherein the conditions that change the charge on the floating gate are programming conditions comprising applying a V BS that is equal to zero to the selected and deselected devices, a V CS that is greater than zero to the selected device and a V CS that is less than zero to the deselected devices, and wherein these programming conditions are applied when the V TH of the device is less than the target threshold voltage.
Claim 9
Dependent Claim
47 words
The process of claim 6 wherein the memory devices are EEPROM devices and the conditions that change the charge on the floating gate are erasing conditions and wherein these erasing conditions are applied when the V TH of the device is greater than the target threshold voltage.
Claim 10
Dependent Claim
58 words
The process of claim 1 wherein the device is n-channel and V BS is less than zero and the V CS that is applied to the deselected devices is less than zero, and wherein the V CS that is applied to the selected device during the verify is equal to the threshold voltage plus a body effect shift.
Claim 11
Dependent Claim
77 words
The process of claim 9 wherein the conditions that change the charge on the floating gate are programming conditions comprising applying a negative V BS to the selected and deselected devices, a V CS that is greater than zero to the selected device and a V CS that is less than zero to the deselected devices, and wherein these programming conditions are applied when the V TH of the device is less than the target threshold voltage.
Claim 12
Dependent Claim
47 words
The process of claim 9 wherein the memory devices are EEPROM devices and the conditions that change the charge on the floating gate are erasing conditions and wherein these erasing conditions are applied when the V TH of the device is greater than the target threshold voltage.
Claim 13
Dependent Claim
148 words
A process for changing the charge on the floating gate of a plurality of stacked-gate memory devices in a NOR array comprising: verifying whether a V TH of at least one device on a selected word line in an array of devices is above or below a target threshold voltage, wherein the one device is the selected device in an array of devices and wherein the devices other than the selected device in the array are the deselected devices, by applying, for n-channel devices, a V BS that is less than zero to the selected and deselected devices, and, for p-channel devices, a V BS that is greater than zero to the selected and deselected devices; and if the V TH of the device is less than or greater than the target threshold voltage, subjecting the selected device to conditions that change the charge on the floating gate.
Claim 14
Dependent Claim
148 words
A process for changing the charge on the floating gate of a plurality of stacked-gate memory devices in a NOR array comprising: verifying whether a V TH of at least one device on a selected word line in an array of devices is above or below a target threshold voltage, wherein the one device is the selected device in an array of devices and wherein the devices other than the selected device in the array are the deselected devices, by applying, for n-channel devices, a V BS that is less than zero to the selected and deselected devices, and, for p-channel devices, a V BS that is greater than zero to the selected and deselected devices; and if the V TH of the device is less than or greater than the target threshold voltage, subjecting the selected device to conditions that change the charge on the floating gate.
Claim 15
Dependent Claim
50 words
The process of claim 12 further comprising, for n-channel devices, applying a V CS to the deselected device that is less than zero, and wherein the V CS that is applied to the selected device during the verify is equal to the target threshold voltage plus a body effect shift.
Claim 16
Dependent Claim
20 words
The process of claim 13 further comprising determining a body effect shift for the devices in the array of devices.
Claim 17
Dependent Claim
23 words
The process of claim 13 wherein the V CS that is applied to the selected device is equal to the target threshold voltage.
Claim 18
Dependent Claim
77 words
The process of claim 13 wherein the conditions that change the charge on the floating gate are programming conditions comprising applying a negative V BS to the selected and deselected devices, a V CS that is greater than zero to the selected device and a V CS that is less than zero to the deselected devices and wherein these programming conditions are applied when the V TH of the device is less than the target threshold voltage.
Claim 19
Dependent Claim
47 words
The process of claim 13 wherein the memory devices are EEPROM devices and the conditions that change the charge on the floating gate are erasing conditions and wherein these erasing conditions are applied when the V TH of the device is greater than the target threshold voltage.
Claim 20
Dependent Claim
50 words
The process of claim 12 further comprising, for n-channel devices, applying a V CS to the deselected device that is equal to zero, and wherein the V CS that is applied to the selected device during the verify is equal to the target threshold voltage plus a body effect shift.
Claim 21
Dependent Claim
77 words
The process of claim 18 wherein the conditions that change the charge on the floating gate are programming conditions comprising applying a negative V BS to the selected and deselected devices, a V CS that is greater than zero to the selected device and a V CS that is equal to zero to the deselected devices and wherein these programming conditions are applied when the V TH of the device is less than the target threshold voltage.
Claim 22
Dependent Claim
47 words
The process of claim 18 wherein the memory devices are EEPROM devices and the conditions that change the charge on the floating gate are erasing conditions and wherein these erasing conditions are applied when the V TH of the device is greater than the target threshold voltage.
Claim 23
Dependent Claim
148 words
A process for changing the charge on the floating gate of a plurality of stacked-gate memory devices in a NOR array comprising: verifying whether a V TH of at least one device on a selected word line in an array of devices is above or below a target threshold voltage, wherein the at least one device is the selected device in an array of devices and wherein the devices other than the selected device in the array are the deselected devices, by applying, to an n-channel device, a V CS that is less than zero to the deselected devices, and, to a p-channel device, a V CS that is greater than zero to the deselected device; and if the V TH of the device is less than or greater than the target threshold voltage, subjecting the selected device to conditions that change the charge on the floating gate.
Claim 24
Dependent Claim
148 words
A process for changing the charge on the floating gate of a plurality of stacked-gate memory devices in a NOR array comprising: verifying whether a V TH of at least one device on a selected word line in an array of devices is above or below a target threshold voltage, wherein the at least one device is the selected device in an array of devices and wherein the devices other than the selected device in the array are the deselected devices, by applying, to an n-channel device, a V CS that is less than zero to the deselected devices, and, to a p-channel device, a V CS that is greater than zero to the deselected device; and if the V TH of the device is less than or greater than the target threshold voltage, subjecting the selected device to conditions that change the charge on the floating gate.
Claim 25
Dependent Claim
55 words
The process of claim 21 further comprising, for an n-channel device, applying a negative V BS to all of the devices in the array during the verifying step and wherein the V CS that is applied to the selected device during the verify is equal to the target threshold voltage plus a body effect shift.
Claim 26
Dependent Claim
20 words
The process of claim 22 further comprising determining a body effect shift for the devices in the array of devices.
Claim 27
Dependent Claim
65 words
The process of claim 22 wherein the conditions that change the charge on the floating gate are programming conditions comprising applying a negative V BS to the selected and deselected devices and a V CS that is greater than zero to the selected device, and wherein these programming conditions are applied when the V TH of the device is less than the target threshold voltage.
Claim 28
Dependent Claim
47 words
The process of claim 22 wherein the memory devices are EEPROM devices and the conditions that change the charge on the floating gate are erasing conditions and wherein these erasing conditions are applied when the V TH of the device is greater than the target threshold voltage.
Claim 29
Dependent Claim
49 words
The process of claim 21 further comprising, for an n-channel device, applying a V BS equal to zero to all of the devices in the array during the verifying step, and wherein the V CS that is applied to the selected device is equal to the target threshold voltage.
Claim 30
Dependent Claim
69 words
The process of claim 26 wherein the conditions that change the charge on the floating gate are programming conditions comprising applying a V BS that is equal to zero to the selected and deselected devices and a V CS that is greater than zero to the selected device, and wherein these programming conditions are applied when the V TH of the device is less than the target threshold voltage.
Claim 31
Dependent Claim
47 words
The process of claim 26 wherein the memory devices are EEPROM devices and the conditions that change the charge on the floating gate are erasing conditions and wherein these erasing conditions are applied when the V TH of the device is greater than the target threshold voltage.
References Cited (Backward Citations)
US5390068A
Cited
US5042009A
Cited
US5222040A
Cited
US5278439A
Cited
US5364806A
Cited
US5327378A
Cited
US5394365A
Cited
US5381051A
Cited
US5357476A
Cited
US5349220A
Cited
US5638327A
Cited
US5412603A
Cited
US5487033A
Cited
US5600593A
Cited
US5699306A
Cited
US5511021A
Cited
US5491657A
Cited
US5617357A
Cited
US5681770A
Cited
US5546340A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-01-03 | 2003-07-05 | 2004-01-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-01-03 | 2007-07-05 | 2008-01-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-01-03 | 2011-07-05 | 2012-01-04 | $7700.00 | Window Closed / Lapsed |