Patent US6008542A successfully refreshed from Google Patents.
← Back to Patent Explorer
US6008542A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor device having long pads and short pads alternated for fine pitch without sacrifice of probing

Assignee: NEC Electronics Corp
•
Filing: 1998-08-26
•
Granted: 1999-12-28
•
Expires: 2018-08-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An integrated circuit fabricated on a semiconductor chip is electrically connected through an array of pads to leads of a package; the pad array includes long pads exposed to first partially constricted openings and short pads exposed to second partially constricted openings and alternated with the long pads, and the wide portions of the first partially constricted openings are offset from the wide portions of the adjacent second partially constricted openings so that the manufacturer arranges the long pads and the short pads at a fine pitch less than 40 microns.

Inventors

  • 👤 Kazuo Takamori

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 10:29
CPC Classifications
H; H10; H10W; H10W72/00; H10W72/90; H10W70/00; H10W70/60; H10W72/071; H10W72/075; H10W72/07551; H10W72/07554; H10W72/50; H10W72/541; H10W72/547; H10W72/921; H10W72/923; H10W72/9232; H10W72/926; H10W72/931; H10W72/932; H10W72/941; H10W72/944; H10W72/9445; H10W72/951; H10W72/952; H10W72/981; H10W72/983

Claims Analysis

Total Claims: 17
Claim 1
Independent Claim 234 words
A semiconductor device comprising: a substrate structure having an insulating layer, a plurality of first pads formed on said insulating layer and electrically connected to an integrated circuit; a plurality of second pads longer than said plurality of first pads, electrically connected to said integrated circuit and alternated with said plurality of first pads on said insulating layer along a first virtual line; a protective layer covering said insulating layer, said plurality of first pads and said plurality of second pads, and formed with a plurality of first openings respectively associated with said plurality of first pads, said first openings having first narrow portions at an end of said first pads intersecting said first virtual line and first wide portions at another end of said first pads, wherein the width of said first wide portions is greater than the width of said first pads, and a plurality of second openings respectively associated with said plurality of second pads, said plurality of second openings having second narrow portions at an end of said second pads intersecting said first virtual line and second wide portions at another end of said second pads, wherein the width of said second wide portions is greater than the width of said second pads, and said second wide portions being offset from said first wide portions in longitudinal directions of said plurality of second pads perpendicular to said first virtual line.
Claim 2
Dependent Claim 234 words
A semiconductor device comprising: a substrate structure having an insulating layer, a plurality of first pads formed on said insulating layer and electrically connected to an integrated circuit; a plurality of second pads longer than said plurality of first pads, electrically connected to said integrated circuit and alternated with said plurality of first pads on said insulating layer along a first virtual line; a protective layer covering said insulating layer, said plurality of first pads and said plurality of second pads, and formed with a plurality of first openings respectively associated with said plurality of first pads, said first openings having first narrow portions at an end of said first pads intersecting said first virtual line and first wide portions at another end of said first pads, wherein the width of said first wide portions is greater than the width of said first pads, and a plurality of second openings respectively associated with said plurality of second pads, said plurality of second openings having second narrow portions at an end of said second pads intersecting said first virtual line and second wide portions at another end of said second pads, wherein the width of said second wide portions is greater than the width of said second pads, and said second wide portions being offset from said first wide portions in longitudinal directions of said plurality of second pads perpendicular to said first virtual line.
Claim 3
Dependent Claim 155 words
The semiconductor device as set forth in claim 1, in which said plurality of first pads have respective first contact areas along said first virtual line connected to first conductive members of a package and respective second contact areas substantially at a transition between said first wide portions and said first narrow portions held in contact with first probes of a tester slidable thereon in a first direction in parallel to said longitudinal directions during a diagnosis for said integrated circuit in said plurality of first openings, respectively, and said plurality of second pads have respective third contact areas along said first virtual line connected to second conductive members of said package and respective fourth contact areas substantially at a transition between said second wide portions and said second narrow portions held in contact with second probes of said tester sliadable thereon in said first direction during said diagnosis in said plurality of second openings.
Claim 4
Dependent Claim 69 words
The semiconductor device as set forth in claim 2, in which said first contact areas and said third contact areas are arranged on said first virtual line extending in a second direction perpendicular to said first direction, and said second contact areas and said fourth contact areas are arranged on both sides of a second virtual line extending in parallel to said first virtual line in a staggered manner.
Claim 5
Dependent Claim 49 words
The semiconductor device as set forth in claim 2, in which said plurality of second pads further have respective connecting areas between said third contact areas and said fourth contact areas so that said first wide portions are mainly opposed to said connecting portions of the adjacent second pads.
Claim 6
Dependent Claim 76 words
The semiconductor device as set forth in claim 4, in which each of said plurality of second openings has a first sub-opening exposing said third contact area of the associated second pad and a second sub-opening exposing said fourth contact area of said associated second pad and spaced from said first sub-opening by part of said protective layer, and associated one of said second probes stops the sliding motion at said part of said protective layer.
Claim 7
Dependent Claim 112 words
The semiconductor device as set forth in claim 5, in which said plurality of first pads and said plurality of second pads are constant in width along said first direction, a peripheral line of each first pad is partially covered with said protective layer defining said first narrow portion of the associated one of said plurality of first openings and partially exposed to said first wide portion of said associated one of said plurality of first openings, and a peripheral line of each second pad is partially covered with said protective layer defining said first sub-opening and partially exposed to said second sub-opening of associated one of said plurality of second openings.
Claim 8
Dependent Claim 66 words
The semiconductor device as set forth in claim 2, in which first recesses are respectively formed in said plurality of first pads so as to locate essential parts of said second contact areas in said first recesses, respectively, and second recesses are respectively formed in said plurality of second pads so as to locate essential parts of said fourth contact areas in said second recesses, respectively.
Claim 9
Dependent Claim 69 words
The semiconductor device as set forth in claim 7, in which said first contact areas and said third contact areas are arranged on said first vertical line extending in a second direction perpendicular to said first direction, and said second contact areas and said fourth contact areas are arranged on both sides of a second virtual line extending in parallel to said first virtual line in a staggered manner.
Claim 10
Dependent Claim 49 words
The semiconductor device as set forth in claim 7, in which said plurality of second pads further have respective connecting areas between said third contact areas and said fourth contact areas so that said first wide portions are mainly opposed to said connecting portion of the adjacent second pad.
Claim 11
Dependent Claim 76 words
The semiconductor device as set forth in claim 9, in which each of said plurality of second openings has a first sub-opening exposing said third contact area of the associated second pad and a second sub-opening exposing said fourth contact area of said associated second pad and spaced from said first sub-opening by part of said protective layer, and associated one of said second probes stops the sliding motion at said part of said protective layer.
Claim 12
Dependent Claim 111 words
The semiconductor device as set forth in claim 10, in which said plurality of first pads and said plurality of second pads are constant in width along said first direction, a peripheral line of each first pad is partially covered with said protective layer defining said narrow portion of the associated one of said plurality of first openings and partially exposed to said wide portion of said associated one of said plurality of first openings, and a peripheral line of each second pad is partially covered with said protective layer defining said first sub-opening and partially exposed to said second wide portion of associated one of said plurality of second openings.
Claim 13
Dependent Claim 117 words
The semiconductor device as set forth in claim 1, in which said plurality of first pads have respective first narrow portions partially exposed to said first narrow portions of the associated first openings and first wide portions respectively contiguous to said first narrow portions and partially exposed to said first wide portions of said associated first openings, and said plurality of second pads have respective second wide portions partially exposed to said second narrow portions of the associated second openings, third wide portions respectively connected to said second wide portions by means of respective connecting portions narrower than said second and third wide portions and partially exposed to said second wide portions of said associated second openings.
Claim 14
Dependent Claim 32 words
The semiconductor device as set forth in claim 12, in which said first wide portions of said plurality of first pads are opposed to said connecting portions of the adjacent second pads.
Claim 15
Dependent Claim 57 words
The semiconductor device as set forth in claim 13, in which each of said plurality of second openings has a first sub-opening exposing said second wide portion of the associated second pad and a second sub-opening constricted, exposing a part of said third wide portion and spaced from said first sub-opening by part of said protective layer.
Claim 16
Dependent Claim 113 words
The semiconductor device as set forth in claim 14, in which said plurality of first pads provide respective first contact areas on said first narrow portions for first conductive members of a package and respective second contact areas on both sides of boundaries between said first narrow portions and said first wide portions for first probes of a tester slidable in a first direction in parallel said longitudinal directions, and said plurality of second pads provide respective third contact areas on said second wide portions for second conductive members of said package and respective fourth contact areas on said third wide portions for second probes of said tester slidable in said first direction.
Claim 17
Dependent Claim 67 words
The semiconductor device as set forth in claim 15, in which said first contact areas and said third contact areas are arranged along said first virtual line extending in a second direction perpendicular to said first direction, and said second contact areas and said fourth contact areas are arranged oil both sides of a second virtual line parallel to said first virtual line in a staggered manner.

References Cited (Backward Citations)

US4763409A Cited
JPH01319956A Cited
JPH02166744A Cited
GB2244864A Cited
EP0488186A1 Cited
JPH06252201A Cited
JPH07106384A Cited
JPH09129809A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-12-27 2003-06-28 2003-12-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-12-27 2007-06-28 2007-12-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-12-27 2011-06-28 2011-12-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag