Patent US6004880A successfully refreshed from Google Patents.
← Back to Patent Explorer
US6004880A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of single step damascene process for deposition and global planarization

Assignee: Bell Semiconductor LLC
•
Filing: 1998-02-20
•
Granted: 1999-12-21
•
Expires: 2018-02-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A modified chemical-mechanical polishing apparatus is described. The apparatus includes: (i) a polishing pad for providing a surface against which a surface of an integrated circuit substrate is polished during polishing; (ii) an anode on which the polishing pad is secured, the anode including an electrolyzable conductive material; and (iii) a voltage source including a first electrical connection and a second electrical connection, the first electrical connection being connected to the anode and the second electrical connection being configured for connection to the integrated circuit substrate undergoing polishing such that when a voltage is applied from the voltage source in the presence of slurry admixed with an electrolyte composition on the polishing pad, an electrolytic cell results in which the conductive material deposits on the surface of the integrated circuit substrate. A process of depositing a conductive material on and polishing a surface of an integrated circuit substrate simultaneously is also described.

Inventors

  • 👤 Yauh-Ching Liu
  • 👤 Dung-Ching Perng

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 14:54
CPC Classifications
B; B24; B24B; B24B37/00; B24B37/04; B24B37/042; H; H10; H10P; H10P52/00; H10P52/40; H10P52/403; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/062; H10W20/071; H10W20/081; H10W20/084

Claims Analysis

Total Claims: 15
Claim 1
Independent Claim 107 words
A process of depositing a conductive material on and polishing a surface of an integrated circuit substrate simultaneously, comprising: providing said integrated circuit substrate surface on a polishing pad mounted on an anode including an electrolyzable conductive material; connecting a first electrical connection of a voltage source to said anode and connecting a second electrical connection of said voltage source to said integrated circuit substrate; introducing on said polishing pad slurry admixed with an electrolyte; and polishing the integrated circuit substrate surface while applying a voltage between said integrated circuit substrate and said anode such that said conductive material is deposited on the integrated circuit substrate surface.
Claim 2
Dependent Claim 107 words
A process of depositing a conductive material on and polishing a surface of an integrated circuit substrate simultaneously, comprising: providing said integrated circuit substrate surface on a polishing pad mounted on an anode including an electrolyzable conductive material; connecting a first electrical connection of a voltage source to said anode and connecting a second electrical connection of said voltage source to said integrated circuit substrate; introducing on said polishing pad slurry admixed with an electrolyte; and polishing the integrated circuit substrate surface while applying a voltage between said integrated circuit substrate and said anode such that said conductive material is deposited on the integrated circuit substrate surface.
Claim 3
Dependent Claim 13 words
The process of claim 1, wherein said anode includes at least one metal.
Claim 4
Dependent Claim 14 words
The process of claim 1, wherein said anode is mounted on a supporting body.
Claim 5
Dependent Claim 12 words
The process of claim 3, wherein said supporting body is a platen.
Claim 6
Dependent Claim 85 words
The process of claim 1, wherein: said integrated circuit substrate is a semiconductor wafer having a surface that includes a dielectric layer having an aperture and a trench, said aperture provides an opening from a top surface to a bottom surface of said dielectric layer and said trench is a concave region that recesses inwardly into said top surface of said dielectric layer and is disposed above said aperture; and in said applying voltage said conductive material is deposited in said aperture and said trench.
Claim 7
Dependent Claim 21 words
The process of claim 5, wherein said aperture has a depth that is between about 500 Angstroms and about 3 μm.
Claim 8
Dependent Claim 21 words
The process of claim 5, wherein said aperture has a width that is between about 250 Angstroms and about 1 μm.
Claim 9
Dependent Claim 21 words
The process of claim 5, wherein said trench has a depth that is between about 500 Angstroms and about 2 μm.
Claim 10
Dependent Claim 21 words
The process of claim 5, wherein said trench has a width that is between about 500 Angstroms and about 1 μm.
Claim 11
Dependent Claim 17 words
The process of claim 9, wherein said width is between about 500 Angstroms and about 0.25 μm.
Claim 12
Dependent Claim 15 words
The process of claim 5, wherein a metallization layer is disposed below said dielectric layer.
Claim 13
Dependent Claim 36 words
The process of claim 5, wherein said connecting said second electrical connection to said integrated circuit substrate includes securing said integrated circuit substrate on a substrate holder that is electrically connected to said second electrical connection.
Claim 14
Dependent Claim 16 words
The process of claim 1, wherein said anode is one of metallic disk or metallic ring.
Claim 15
Dependent Claim 61 words
The process of claim 1, wherein in said applying, said voltage is sufficiently high to deposit a thickness of said conductive material on the integrated circuit substrate surface and in said polishing, a pressure exerted by the integrated circuit substrate on the polishing pad is sufficiently high to remove said conductive material of said thickness from said integrated circuit substrate surface.

References Cited (Backward Citations)

US5723387A Cited
US6807165B2 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-12-20 2003-06-21 2003-12-21 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-12-20 2007-06-21 2007-12-21 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-12-20 2011-06-21 2011-12-21 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag