US5991232A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Clock synchronous memory embedded semiconductor integrated circuit device
Assignee: DRAM MEMORY TECHNOLOGIES LLC
•
Filing: 1998-08-28
•
Granted: 1999-11-23
•
Expires: 2018-08-28
Abstract
Abstract A semiconductor integrated circuit device includes an SDRAM module operating in synchronization with a clock signal, a logic circuit transmitting data with the SDRAM module for effecting necessary processing, a direct memory access circuit taking in and transferring an externally applied signal in synchronization with the clock signal corresponding to an operation clock of the SDRAM module, and a selector selecting either the output signal of the logic circuit and the output signal of the direct memory access circuit in accordance with a test mode instructing signal for application to the SDRAM module. A test of a synchronous memory can be performed by externally making fast and direct access to the synchronous memory without an influence of a skew in a signal.
Inventors
- 👤 Masashi Matsumura
- 👤 Akira Yamazaki
- 👤 Isamu Hayashi
- 👤 Atsuo Mangyo
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 22:46
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C29/00; G11C29/04; G11C29/08; G11C29/12; G11C29/46; G11C29/14
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
123 words
A semiconductor integrated circuit device comprising: a synchronous memory performing input and output of data and taking in an applied signal in synchronization with a clock signal; a logic circuit formed on a common semiconductor substrate with said synchronous memory for performing transmission of data to and from said synchronous memory; a synchronous direct memory access circuit for taking in a signal including data and applied externally to said semiconductor substrate in synchronization with a test clock signal corresponding to said clock signal; and a select circuit for selecting one of an output signal of said logic circuit and an output signal of said synchronous direct memory access circuit in response to a test mode instructing signal for application to said synchronous memory.
Claim 2
Dependent Claim
123 words
A semiconductor integrated circuit device comprising: a synchronous memory performing input and output of data and taking in an applied signal in synchronization with a clock signal; a logic circuit formed on a common semiconductor substrate with said synchronous memory for performing transmission of data to and from said synchronous memory; a synchronous direct memory access circuit for taking in a signal including data and applied externally to said semiconductor substrate in synchronization with a test clock signal corresponding to said clock signal; and a select circuit for selecting one of an output signal of said logic circuit and an output signal of said synchronous direct memory access circuit in response to a test mode instructing signal for application to said synchronous memory.
Claim 3
Dependent Claim
55 words
The semiconductor integrated circuit device according to claim 1, wherein said synchronous direct memory access circuit includes means for transferring the taken signal to said select circuit in synchronization with said test clock signal at a timing different from a timing of taking in the externally applied signal in synchronization with said test clock signal.
Claim 4
Dependent Claim
64 words
The semiconductor integrated circuit device according to claim 1, wherein said synchronous memory includes means for outputting data of multiple bits in synchronization with said clock signal, and said synchronous direct memory access circuit further includes data taking means for receiving the data of multiple bits read from said synchronous memory and taking in the received data in synchronization with said test clock signal.
Claim 5
Dependent Claim
71 words
The semiconductor integrated circuit device according to claim 3, wherein said synchronous direct memory access circuit includes: address transferring means for transferring an externally applied address signal in synchronization with said test clock signal, and data select means for selecting data of a predetermined number of bit(s) from the data of the multiple bits taken into said data taking means in accordance with an address transferred from said address transferring means.
Claim 6
Dependent Claim
80 words
The semiconductor integrated circuit device according to claim 4, wherein said address transferring means includes a shift circuit performing a transferring operation in synchronization with said test clock signal to delay the address signal applied at a time of application of a data read instruction by a period corresponding to a clock cycle(s) required from reception of said data read instruction to output of valid data by said synchronous memory, and applying the delayed signal to said data select means.
Claim 7
Dependent Claim
110 words
The semiconductor integrated circuit device according to claim 1, wherein said synchronous memory includes means for outputting data of multiple bits in data reading; and said synchronous direct memory access circuit further includes: data latch means for latching the data of the multiple bits read from said synchronous memory in synchronization with said test clock signal, an address latch for latching an applied address signal at a same timing as data latching by said data latching means, and data select means for selecting data of a predetermined number of bit(s) from the data latched by said data latch means in accordance with the address signal latched by said address latch.
Claim 8
Dependent Claim
39 words
The semiconductor integrated circuit device according to claim 4, wherein said synchronous direct memory access circuit further includes output transfer means for externally outputting the data selected by said data select means in synchronization with said test clock signal.
Claim 9
Dependent Claim
79 words
The semiconductor integrated circuit device according to claim 1, wherein said synchronous direct memory access circuit further includes means for dividing an address signal applied through a predetermined pad in a time-division multiplexing manner into a row address signal and a column address signal, and said synchronous memory has a row address input node and a column address input node provided independently of each other for receiving the divided row and column address signals through said select circuit, respectively.
Claim 10
Dependent Claim
97 words
The semiconductor integrated circuit device according to claim 8, wherein said row address signal is larger in bit number than said column address signal, and said synchronous memory outputs data of multiple bits in data reading; and said predetermined pad includes a first pad for receiving said column address signal, and a second pad for receiving a data address signal for selecting data of a predetermined number of bit(s) from a data of the multiple bits read from said synchronous memory, said first and second pads receiving in parallel different bits of said row address signal, respectively.
Claim 11
Dependent Claim
59 words
The semiconductor integrated circuit device according to claim 9, wherein said predetermined pad includes a pad receiving a mask instruction signal instructing a masking on a write data in data writing to said synchronous memory, and said synchronous direct memory access circuit further includes means for separating said mask instruction signal from a signal applied to said predetermined pad.
Claim 12
Dependent Claim
21 words
The semiconductor integrated circuit device according to claim 10, wherein the pad receiving the mask instruction bit is said second pad.
Claim 13
Dependent Claim
22 words
The semiconductor integrated circuit device according to claim 1, wherein said clock signal and said test clock signal have a common frequency.
Claim 14
Dependent Claim
31 words
The semiconductor integrated circuit device according to claim 1, wherein said clock signal and said test clock signal are applied to said synchronous direct memory access circuit through different pads, respectively.
Claim 15
Dependent Claim
46 words
The semiconductor integrated circuit device according to claim 3, wherein said synchronous direct memory access circuit further includes means for compressing the data of multiple bits received from said data taking means into data of one bit for outputting in synchronization with said test clock signal.
Claim 16
Dependent Claim
76 words
The semiconductor integrated circuit device according to claim 1, wherein said synchronous direct memory access circuit includes means for receiving externally applied write data of multiple bits, producing test write data of bits larger in number than the bits of the received write data, and transferring said test write data in synchronization with said test clock signal; and said synchronous memory has a write data input node receiving bits of said test write data in parallel.
Claim 17
Dependent Claim
51 words
The semiconductor integrated circuit device according to claim 10, wherein said synchronous direct memory access circuit further includes means for setting all the data bits of the write data to a write enable state regardless of a state of said mask instruction bit in accordance with an externally applied control signal.
Claim 18
Dependent Claim
38 words
The semiconductor integrated circuit device according to claim 6, wherein said synchronous direct memory access circuit further includes output transfer means for externally outputting data selected by said data select means in synchronization with said test clock signal.
Claim 19
Dependent Claim
47 words
The semicondcutor integrated circuit device according to claim 10, wherein said synchronous direct memory access circuit further includes means for decoding the mask instruction signal to produce a multi-bit write mask instruction instructing a masking of data writing for a multi-bit write data on a bit-by-bit basis.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-11-22 | 2003-05-24 | 2003-11-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-11-22 | 2007-05-24 | 2007-11-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-11-22 | 2011-05-24 | 2011-11-23 | $7700.00 | Window Closed / Lapsed |