Patent US5986943A successfully refreshed from Google Patents.
US5986943A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device for shortening the set up time and hold time of control signals in synchronous DRAM
Assignee: NEC Electronics Corp
•
Filing: 1996-11-22
•
Granted: 1999-11-16
•
Expires: 2016-11-22
Abstract
Abstract Shortening setup and hold times by equalizing the signal propagation delay time between input buffer circuits and D-F/F circuit to which are supplied command control signals CSB, RASB, CASB, and WEB supplied from a plurality of external terminals, and synchronizing these command control signals with the internal clock signal ICLK, batch loading these into D-F/F circuit and holding this signal, sending it from decode circuits after decoding, and latching it with latch circuits by means of internal clock delay signal ICLKD generated and delayed by internal clock signal ICLK thus being capable of shortening setup time and hold time in a synchronous DRAM.
Inventors
- 👤 Satoshi Isa
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 12:51
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C7/00; G11C7/10; G11C7/1072; G11C7/22; G11C8/00; G11C8/18
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
386 words
A semiconductor memory device comprising: a clock terminal supplied with an external clock signal; a clock circuit coupled to said clock terminal to produce an internal clock signal in response to said external clock signal; a first signal input terminal supplied with a first external signal; a first circuit coupled to said first signal input terminal to produce a first internal signal in response to said first external input signal; a second signal input terminal supplied with a second external signal and arranged at a first distance from said first signal input terminal; a second circuit coupled to said second signal input terminal to produce a second internal signal in response to said second external signal; a third signal input terminal supplied with a third external signal and arranged at a second distance from said second signal input terminal; a third circuit coupled to said third signal input terminal to produce a third internal signal in response to said third external signal; a latch circuit including a clock node supplied with said internal clock signal and first, second and third latch stages provided respectively for said first, second and third circuits, each of said first, second and third latch stages having a clock end coupled to said clock node, a data input end and a data output end, said first, second and third latch stages being disposed close to one another such that a distance from said first latch stage to said third latch stage is shorter than a sum of said first and second distances, said first, second and third latch stages thereby responding to said internal clock signal and latching respective data signals appearing at the respective data input ends without a substantial difference in a data latching timing thereamong; and first, second and third signal propagation circuits each provided between a corresponding one of said first, second and third circuits and said latch circuit to propagate each of said first, second and third internal signals to the data input end of a corresponding one of said first, second and third latch stages, said first, second and third propagation circuits having such respective signal propagation characteristics that said first, second and third internal signals appear at the respective data input ends of said first, second and third latch stages without a substantial delay thereamong.
Claim 2
Dependent Claim
386 words
A semiconductor memory device comprising: a clock terminal supplied with an external clock signal; a clock circuit coupled to said clock terminal to produce an internal clock signal in response to said external clock signal; a first signal input terminal supplied with a first external signal; a first circuit coupled to said first signal input terminal to produce a first internal signal in response to said first external input signal; a second signal input terminal supplied with a second external signal and arranged at a first distance from said first signal input terminal; a second circuit coupled to said second signal input terminal to produce a second internal signal in response to said second external signal; a third signal input terminal supplied with a third external signal and arranged at a second distance from said second signal input terminal; a third circuit coupled to said third signal input terminal to produce a third internal signal in response to said third external signal; a latch circuit including a clock node supplied with said internal clock signal and first, second and third latch stages provided respectively for said first, second and third circuits, each of said first, second and third latch stages having a clock end coupled to said clock node, a data input end and a data output end, said first, second and third latch stages being disposed close to one another such that a distance from said first latch stage to said third latch stage is shorter than a sum of said first and second distances, said first, second and third latch stages thereby responding to said internal clock signal and latching respective data signals appearing at the respective data input ends without a substantial difference in a data latching timing thereamong; and first, second and third signal propagation circuits each provided between a corresponding one of said first, second and third circuits and said latch circuit to propagate each of said first, second and third internal signals to the data input end of a corresponding one of said first, second and third latch stages, said first, second and third propagation circuits having such respective signal propagation characteristics that said first, second and third internal signals appear at the respective data input ends of said first, second and third latch stages without a substantial delay thereamong.
Claim 3
Dependent Claim
76 words
The device as claimed in claim 1, wherein each of said first, second and third signal propagation circuits comprises a wiring layer, at least two of the wiring layers of said first, second and third signal propagation circuits are controlled in length with respect to each other so that said first, second and third internal signals appear respectively at the data input ends of said first, second and third latch stages without a substantial delay thereamong.
Claim 4
Dependent Claim
95 words
The device as claimed in claim 1, wherein each of said first, second and third signal propagation circuits comprises a wiring layer, at least one of the wiring layers of said first, second and third signal propagation circuits being bent at least once and at least another one of the wiring layers of said first, second and third signal propagation circuits being bent at least twice so that said first, second and third internal signals appear respectively at the data input nodes of said first, second and third latch stages without a substantial delay thereamong.
Claim 5
Dependent Claim
55 words
The device as claimed in claim 1, wherein at least one of said first, second and third signal propagation circuits includes at least one inverter circuit so that said first, second and third internal signals appear respectively at the data input nodes of said first, second and third latch stages without a substantial delay thereamong.
Claim 6
Dependent Claim
52 words
The device as claimed in claim 1, wherein said semiconductor memory is constituted as a synchronous DRAM, and said first, second and third signal input terminals are supplied respectively with a chip-select signal, a row address strobe signal and a column address strobe signal as said first, second and third external signals.
Claim 7
Dependent Claim
85 words
The device as claimed in claim 5, wherein each of said first, second and third signal propagation circuits comprises a wiring layer, at least two of the wiring layers of said first, second and third signal propagation circuits are controlled in length with respect to each other and are different in bent times from each other so that said first, second and third internal signals appear respectively at the data input ends of said first, second and third latch stages without a substantial delay thereamong.
Claim 8
Dependent Claim
212 words
A semiconductor memory device comprising: a clock terminal supplied with an external clock signal; a clock circuit coupled to said clock terminal and producing an internal clock signal in response to said external clock signal: a plurality of signal input terminals supplied respectively with a plurality of external input signals and arranged at a first distance between adjacent ones of said plurality of signal input terminals; a data latch circuit including a plurality of latch stages, said plurality of latch stages being disposed at a second distance between adjacent ones of said latch stages, said second distance being smaller than said first distance, said latch stages thereby responding to said internal clock signal without a substantial delay in operation and latching substantially simultaneously respective data signals appearing at respective data input nodes thereof; and a plurality of signal transfer circuits each provided between a corresponding one of said signal input terminals and a corresponding one of said latch stages of said data latch circuit, said signal transfer circuits including respective input circuits, each of which produces an internal signal in response to an associated one of said external signals, and representing such respective signal transfer characteristics that the internal signals substantially simultaneously appear at the data input nodes of said latch stages.
Claim 9
Dependent Claim
212 words
A semiconductor memory device comprising: a clock terminal supplied with an external clock signal; a clock circuit coupled to said clock terminal and producing an internal clock signal in response to said external clock signal: a plurality of signal input terminals supplied respectively with a plurality of external input signals and arranged at a first distance between adjacent ones of said plurality of signal input terminals; a data latch circuit including a plurality of latch stages, said plurality of latch stages being disposed at a second distance between adjacent ones of said latch stages, said second distance being smaller than said first distance, said latch stages thereby responding to said internal clock signal without a substantial delay in operation and latching substantially simultaneously respective data signals appearing at respective data input nodes thereof; and a plurality of signal transfer circuits each provided between a corresponding one of said signal input terminals and a corresponding one of said latch stages of said data latch circuit, said signal transfer circuits including respective input circuits, each of which produces an internal signal in response to an associated one of said external signals, and representing such respective signal transfer characteristics that the internal signals substantially simultaneously appear at the data input nodes of said latch stages.
References Cited (Backward Citations)
JPH07141870A
Cited
US5631866A
Cited
US5581512A
Cited
US5544124A
Cited
US5600606A
Cited
US5694371A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-11-15 | 2003-05-17 | 2003-11-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-11-15 | 2007-05-17 | 2007-11-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-11-15 | 2011-05-17 | 2011-11-16 | $7700.00 | Window Closed / Lapsed |