Patent US5969560A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5969560A Expired / Lapsed US ⏱️ 0.0 years remaining

Switching circuit at high frequency with low insertion loss

Assignee: Sony Corp
•
Filing: 1997-10-24
•
Granted: 1999-10-19
•
Expires: 2017-10-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a switching circuit, low insertion loss and enough isolation can be ensured at a desired frequency at the same time. An inductor is externally connected in parallel with the path between the drain and source of each of field-effect transistors built in a switching integrated circuit, and the inductor and the OFF capacitance of the field-effect transistor are made to generate parallel resonance. At this time, by suitably adjusting the inductance, low insertion loss and enough isolation are ensured at a desired frequency at the same time.

Inventors

  • 👤 Kazumasa Kohama
  • 👤 Kazuto Kitakubo

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 02:44
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/687; H03K17/693; H04; H04B; H04B1/00; H04B1/38; H04B1/40; H04B1/44; H04B1/48

Claims Analysis

Total Claims: 21
Claim 1
Independent Claim 122 words
A switching circuit comprising: a field-effect transistor having a signal path between a drain terminal and a source terminal, a first impedance element connected to a gate terminal of said field-effect transistor, and first and second input/output terminals connected to said drain terminal and said source terminal of said field-effect transistor respectively, a second impedance element which is connected between said drain terminal and a bias voltage source, a third impedance element which is connected between said source terminal and said bias voltage source, and an inductor connected directly to said drain and source terminals of said field effect transistor; wherein said switching circuit further comprises another field-effect transistor connected in series between said first input/output terminal and a third input/output terminal.
Claim 2
Dependent Claim 122 words
A switching circuit comprising: a field-effect transistor having a signal path between a drain terminal and a source terminal, a first impedance element connected to a gate terminal of said field-effect transistor, and first and second input/output terminals connected to said drain terminal and said source terminal of said field-effect transistor respectively, a second impedance element which is connected between said drain terminal and a bias voltage source, a third impedance element which is connected between said source terminal and said bias voltage source, and an inductor connected directly to said drain and source terminals of said field effect transistor; wherein said switching circuit further comprises another field-effect transistor connected in series between said first input/output terminal and a third input/output terminal.
Claim 3
Dependent Claim 34 words
The switching circuit according to claim 1, wherein said field-effect transistor and said first, second and third impedance elements are formed as an integrated circuit and said inductor is provided outside said integrated circuit.
Claim 4
Dependent Claim 27 words
The switching circuit according to claim 1, further comprising a control voltage source connected to said gate terminal of said field-effect transistor through said first impedance element.
Claim 5
Dependent Claim 46 words
The switching circuit according to claim 3, wherein a control voltage signal is provided from said control voltage source to said gate terminal to control said field-effect transistor and said inductor having an inductance is selected in response to a frequency of said control voltage signal.
Claim 6
Dependent Claim 16 words
The switching circuit according to claim 1, wherein said field-effect transistor is a junction field-effect transistor.
Claim 7
Dependent Claim 24 words
The switching circuit according to claim 1, further comprising a fourth impedance element connected between said third input/output terminal and said bias voltage source.
Claim 8
Dependent Claim 26 words
The switching circuit according to claim 1, further comprising a first control signal supplied to said gate of said field-effect transistor through said first impedance element.
Claim 9
Dependent Claim 43 words
The switching circuit according to claim 6, further comprising: a first control signal supplied to said gate of said transistor through said first impedance element; and a second control signal supplied to a gate of said second transistor through a fifth impedance element.
Claim 10
Dependent Claim 151 words
A switching circuit comprising: first, second, third and fourth input/output terminals, a first field-effect transistor having drain and source terminals connected to said first and second input/output terminals respectively, a second field-effect transistor having drain and source terminals connected to said second and third input/output terminals respectively, a third field-effect transistor having drain and source terminals connected to said third and fourth input/output terminals respectively, a fourth field-effect transistor having drain and source terminals connected to said fourth and first input/output terminals respectively, and first, second, third and fourth impedance elements connected to gate terminals of said first, second, third and fourth field-effect transistors respectively; and first, second, third and fourth inductors connecting said first and second input/output terminals to each other, said second and third input/output terminals to each other, said third and fourth input/output terminals to each other, and said fourth and first input/output terminals to each other respectively.
Claim 11
Dependent Claim 151 words
A switching circuit comprising: first, second, third and fourth input/output terminals, a first field-effect transistor having drain and source terminals connected to said first and second input/output terminals respectively, a second field-effect transistor having drain and source terminals connected to said second and third input/output terminals respectively, a third field-effect transistor having drain and source terminals connected to said third and fourth input/output terminals respectively, a fourth field-effect transistor having drain and source terminals connected to said fourth and first input/output terminals respectively, and first, second, third and fourth impedance elements connected to gate terminals of said first, second, third and fourth field-effect transistors respectively; and first, second, third and fourth inductors connecting said first and second input/output terminals to each other, said second and third input/output terminals to each other, said third and fourth input/output terminals to each other, and said fourth and first input/output terminals to each other respectively.
Claim 12
Dependent Claim 45 words
The switching circuit according to claim 9, wherein said first, second, third and fourth field-effect transistors and said first, second, third and fourth impedance elements are formed as an integrated circuit and said first, second, third and fourth inductors are provided outside said integrated circuit.
Claim 13
Dependent Claim 34 words
The switching circuit according to claim 9, further comprising a fifth, sixth, seventh and eighth impedance elements connected between a single voltage bias source and said first, second, third and fourth input/output terminals respectively.
Claim 14
Dependent Claim 51 words
The switching circuit according to claim 9, further comprising first and second control signals; wherein said first control signal is supplied to the gate terminals of both said first and third transistors; and wherein said second control signal is supplied to the gate terminals of both said second and fourth transistors.
Claim 15
Dependent Claim 26 words
The switching circuit according to claim 9, further comprising fifth, sixth, seventh and eight transistors connected to said first, second, third and fourth field-effect transistors respectively.
Claim 16
Dependent Claim 20 words
The switching circuit according to claim 9, wherein said first, second, third and fourth field-effect transistors are junction field-effect transistors.
Claim 17
Dependent Claim 59 words
The switching circuit according to claim 11, further comprising first and second control signals which are independent of said voltage bias source; wherein said first control signal is supplied to the gate terminals of both said first and third transistors; and wherein said second control signal is supplied to the gate terminals of both said second and fourth transistors.
Claim 18
Dependent Claim 110 words
A switching circuit comprising: a field-effect transistor having a signal path between a drain terminal and a source terminal, a first impedance element connected to a gate terminal of said field-effect transistor, and first and second input/output terminals connected to said drain terminal and said source terminal of said field effect transistor respectively, a second impedance element which is connected between said drain terminal and a bias voltage source, a third impedance element which is connected between said source terminal and said bias voltage source, an inductor connected between said first and second input/output terminals, a second field-effect transistor connected between said first input/output terminal and a third input/output terminal.
Claim 19
Dependent Claim 110 words
A switching circuit comprising: a field-effect transistor having a signal path between a drain terminal and a source terminal, a first impedance element connected to a gate terminal of said field-effect transistor, and first and second input/output terminals connected to said drain terminal and said source terminal of said field effect transistor respectively, a second impedance element which is connected between said drain terminal and a bias voltage source, a third impedance element which is connected between said source terminal and said bias voltage source, an inductor connected between said first and second input/output terminals, a second field-effect transistor connected between said first input/output terminal and a third input/output terminal.
Claim 20
Dependent Claim 24 words
The switching circuit according to claim 16, further comprising a fourth impedance element connected between said third input/output terminal and said bias voltage source.
Claim 21
Dependent Claim 43 words
The switching circuit according to claim 17, further comprising: a first control signal supplied to said gate of said transistor through said first impedance element; and a second control signal supplied to a gate of said second transistor through a fifth impedance element.

References Cited (Backward Citations)

US4975604A Cited
US4931753A Cited
US4890077A Cited
US5039873A Cited
US5748053A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-10-18 2003-04-19 2003-10-19 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-10-18 2007-04-19 2007-10-19 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-10-18 2011-04-19 2011-10-19 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag