Patent US5953215A successfully refreshed from Google Patents.
US5953215A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus and method for improving computer memory speed and capacity
Assignee: FOOTHILLS IP LLC
•
Filing: 1998-06-26
•
Granted: 1999-09-14
•
Expires: 2018-06-26
Abstract
Abstract A method and apparatus for enhancing memory speed and capacity utilizes a set of electronic switches to isolate the computer data bus from the memory chips. The apparatus includes one or more multi-sided memory boards with etched leads, lands and feed-through. The memory chips may be mounted on either one side, or both sides of each board. Connection between the memory board and the mother board are made by means of a comb of contact fingers, or edge-connector which mates with a connector on the mother board. The data lines and address lines of the computer bus are distinct from each other, and routed to the memory board via the edge connector. A set of CMOS TTL or FET switches are located adjacent to the comb, and are switched on and off by a decoded combination of address, control, or data lines or by a distinct enable line provided by the CPU, controller or other decoding means located on the motherboard. As a result, only the memory chips actually required for the memory access are switched on, so that the other memory chips are isolated from the data bus. Because of this isolation, the capacitance of the non-switched components is not seen by the data bus, resulting in a lower overall capacitance, and a higher inherent memory access.
Inventors
- 👤 Chris Karabatsos
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 12:27
CPC Classifications
H; H05; H05K; H05K1/00; H05K1/02; H05K1/0286; H05K1/029; H05K1/14; H05K2201/00; H05K2201/10; H05K2201/10007; H05K2201/10159; H05K2201/10212; H05K2201/10613; H05K2201/10621; H05K2201/10689
Claims Analysis
Total Claims: 26
Claim 1
Independent Claim
268 words
A method for enhancing the performance of an electronic system which comprises a multiplicity of printed circuit boards, a motherboard containing a bus electrically connected to a plurality of connectors, each board further comprising a multiplicity of electronic components and a comb of connecting terminals mating with one of the connectors, the terminals presenting a capacitance to the bus which includes the capacitance of the electronic component connected to the terminals, the method comprising: a) configuring the system so that only a single board need be accessed at any one time; b) mounting onto each such board a switch having an on state and an off state, and having an input and output, in which the input is connected to the output via a low resistance in the on state and a high resistance in the off state, and mounted to the board in proximity to the comb; c) conductively connecting a plurality of leads between the combs and the switch for each such board; d) conductively connecting a plurality of leads between the switch and the electronic components for each such board; e) providing selection means to turn the switches for each board on or off; and f) simultaneously switching on the single board requiring access, while maintaining the other boards off, so that only the single board is connected to the bus at any time, the capacitance presented to the bus by each of the non-connected boards is substantially less than the capacitance presented to the bus by the connected board, and the resulting capacitance presented to the bus by the boards is substantially reduced thereby.
Claim 2
Independent Claim
268 words
A method for enhancing the performance of an electronic system which comprises a multiplicity of printed circuit boards, a motherboard containing a bus electrically connected to a plurality of connectors, each board further comprising a multiplicity of electronic components and a comb of connecting terminals mating with one of the connectors, the terminals presenting a capacitance to the bus which includes the capacitance of the electronic component connected to the terminals, the method comprising: a) configuring the system so that only a single board need be accessed at any one time; b) mounting onto each such board a switch having an on state and an off state, and having an input and output, in which the input is connected to the output via a low resistance in the on state and a high resistance in the off state, and mounted to the board in proximity to the comb; c) conductively connecting a plurality of leads between the combs and the switch for each such board; d) conductively connecting a plurality of leads between the switch and the electronic components for each such board; e) providing selection means to turn the switches for each board on or off; and f) simultaneously switching on the single board requiring access, while maintaining the other boards off, so that only the single board is connected to the bus at any time, the capacitance presented to the bus by each of the non-connected boards is substantially less than the capacitance presented to the bus by the connected board, and the resulting capacitance presented to the bus by the boards is substantially reduced thereby.
Claim 3
Dependent Claim
28 words
The method of claim 1, wherein the switch is selected from the group which consists of field-effect transistor switches, complementary metal oxide semiconductor switches, and transistor-transistor logic switches.
Claim 4
Dependent Claim
12 words
The method of claim 2, wherein the electronic components comprise memory modules.
Claim 5
Dependent Claim
245 words
An electronic device which comprises: a) a multiplicity of printed circuit boards, each board further comprising a multiplicity of electronic components having a capacitance, and a comb of connecting terminals; b) a motherboard; c) a bus contained on the motherboard; d) a multiplicity of connectors electrically connected to the bus, into each of which the comb of a corresponding board is matingly inserted and electrically connected, the terminals presenting a capacitance to the bus including the capacitance of the components; e) a switch mounted onto each such board in proximity to the comb, having an on state and an off state, and having an input and output, in which the input is connected to the output via a low resistance in the on state and a high resistance in the off state; f) a plurality of leads conductively connecting the combs and the input of the switch for each such board; g) a plurality of leads conductively connecting the output of the switch and the electronic components; and h) selection means to simultaneously turn the switch of a single selected board on, while maintaining the non-selected boards off, so that only a single board is connected to the bus at any time, the capacitance presented to the bus by each of the non-connected boards is substantially less than the capacitance presented to the bus by the connected board, and the resulting capacitance presented to the bus by the boards is substantially reduced as a result.
Claim 6
Dependent Claim
245 words
An electronic device which comprises: a) a multiplicity of printed circuit boards, each board further comprising a multiplicity of electronic components having a capacitance, and a comb of connecting terminals; b) a motherboard; c) a bus contained on the motherboard; d) a multiplicity of connectors electrically connected to the bus, into each of which the comb of a corresponding board is matingly inserted and electrically connected, the terminals presenting a capacitance to the bus including the capacitance of the components; e) a switch mounted onto each such board in proximity to the comb, having an on state and an off state, and having an input and output, in which the input is connected to the output via a low resistance in the on state and a high resistance in the off state; f) a plurality of leads conductively connecting the combs and the input of the switch for each such board; g) a plurality of leads conductively connecting the output of the switch and the electronic components; and h) selection means to simultaneously turn the switch of a single selected board on, while maintaining the non-selected boards off, so that only a single board is connected to the bus at any time, the capacitance presented to the bus by each of the non-connected boards is substantially less than the capacitance presented to the bus by the connected board, and the resulting capacitance presented to the bus by the boards is substantially reduced as a result.
Claim 7
Dependent Claim
41 words
The apparatus of claim 4, wherein each board further comprises two separate mounting surfaces, further comprising feed-throughs interconnecting the components on both sides of the boards with said switching means, and wherein the electronic components are mounted on both said surfaces.
Claim 8
Dependent Claim
19 words
The apparatus of claim 5, wherein the means to turn selected switches on and off further comprise addressing means.
Claim 9
Dependent Claim
35 words
The apparatus of claim 6, wherein the comb conveys signals comprising data signals and address signals, wherein the data signals are distinct from the addressing signals, and wherein said address signals comprise said addressing means.
Claim 10
Dependent Claim
11 words
The apparatus of claim 7, wherein the boards are substantially quadrangular.
Claim 11
Dependent Claim
17 words
The apparatus of claim 8, wherein each comb is configured to mate with a corresponding supporting structure.
Claim 12
Dependent Claim
12 words
The apparatus of claim 9, wherein the electronic components comprise memory elements.
Claim 13
Dependent Claim
16 words
The apparatus of claim 10, wherein each comb is located along an edge of the board.
Claim 14
Dependent Claim
28 words
The apparatus of claim 11, wherein the switch is selected from the group which consists of field-effect transistor switches, complementary metal oxide semiconductor switches, and transistor-transistor logic switches.
Claim 15
Dependent Claim
159 words
An electronic apparatus comprising: one or more printed circuit boards; a multiplicity of electronic components mounted on each board, each electronic component having a capacitance; a bus; a switch located on each board, the switch having an on state and an off state, each switch having a low resistance in the on state and a high resistance in the off state; a plurality of leads conductively connected to between the bus and the switches; a plurality of leads conductively connected between the switches and the electronic components; and means to simultaneously turn the selected switch on while maintaining the non-selected switches off, so that only a single board is connected to the bus at any time, the capacitance presented to the bus by each of the non-connected boards is substantially less than the capacitance presented to the bus by the connected board, and the resulting capacitance presented to the bus by the boards is substantially reduced as a result.
Claim 16
Dependent Claim
159 words
An electronic apparatus comprising: one or more printed circuit boards; a multiplicity of electronic components mounted on each board, each electronic component having a capacitance; a bus; a switch located on each board, the switch having an on state and an off state, each switch having a low resistance in the on state and a high resistance in the off state; a plurality of leads conductively connected to between the bus and the switches; a plurality of leads conductively connected between the switches and the electronic components; and means to simultaneously turn the selected switch on while maintaining the non-selected switches off, so that only a single board is connected to the bus at any time, the capacitance presented to the bus by each of the non-connected boards is substantially less than the capacitance presented to the bus by the connected board, and the resulting capacitance presented to the bus by the boards is substantially reduced as a result.
Claim 17
Dependent Claim
30 words
The apparatus of claim 13, wherein the boards further comprise memory boards, and wherein the means to turn the selected switches on and off are located on the memory boards.
Claim 18
Dependent Claim
34 words
The apparatus of claim 14, wherein the memory boards are mounted to a motherboard containing the bus, and wherein the means to turn the selected switches on and off are located on the motherboard.
Claim 19
Dependent Claim
33 words
The apparatus of claim 15, wherein the motherboard further comprises a central processing unit, and wherein the means to turn the selected switches on and off are generated by the central processing unit.
Claim 20
Dependent Claim
31 words
The apparatus of claim 15, wherein the motherboard further comprises a controller chip, and wherein the means to turn the selected switches on and off are generated by the controller chip.
Claim 21
Independent Claim
33 words
The apparatus of claims 13, 14, 15, 16, or 17, wherein the switch is selected from the group which consists of field-effect transistor switches, complementary metal oxide semiconductor switches, and transistor-transistor logic switches.
Claim 22
Dependent Claim
37 words
The apparatus of claim 13, wherein the boards further comprise memory boards; the memory boards further comprise memory chips, and wherein the means to turn the selected switches on and off are located on the memory chips.
Claim 23
Independent Claim
28 words
The apparatus of claims 19, wherein the switch is selected from the group which consists of field-effect transistor switches, complementary metal oxide semiconductor switches, and transistor-transistor logic switches.
Claim 24
Dependent Claim
160 words
An electronic apparatus comprising: a motherboard, with a bus mounted thereto; a multiplicity of memory elements mounted on the motherboard, each memory element having a capacitance; a switch corresponding to each memory element, each switch having an on state and an off state, each switch having a low resistance in the on state and a high resistance in the off state; a plurality of leads conductively connected to between the bus and the switches; a plurality of leads conductively connected between the switches and the memory elements; and means to simultaneously turn a selected switch on while maintaining the non-selected switches of, so that only a single memory element is connected to the bus at any time, the capacitance presented to the bus by each of the non-connected memory elements is substantially less than the capacitance presented to the bus by the connected memory element, and the resulting capacitance presented to the bus by the boards is substantially reduced thereby.
Claim 25
Dependent Claim
160 words
An electronic apparatus comprising: a motherboard, with a bus mounted thereto; a multiplicity of memory elements mounted on the motherboard, each memory element having a capacitance; a switch corresponding to each memory element, each switch having an on state and an off state, each switch having a low resistance in the on state and a high resistance in the off state; a plurality of leads conductively connected to between the bus and the switches; a plurality of leads conductively connected between the switches and the memory elements; and means to simultaneously turn a selected switch on while maintaining the non-selected switches of, so that only a single memory element is connected to the bus at any time, the capacitance presented to the bus by each of the non-connected memory elements is substantially less than the capacitance presented to the bus by the connected memory element, and the resulting capacitance presented to the bus by the boards is substantially reduced thereby.
Claim 26
Dependent Claim
28 words
The apparatus of claim 21, wherein the switch is selected from the group which consists of field-effect transistor switches, complementary metal oxide semiconductor switches, and transistor-transistor logic switches.
References Cited (Backward Citations)
US5426759A
Cited
US5272664A
Cited
US5530623A
Cited
US5654566A
Cited
US5790447A
Cited
US5666322A
Cited
US5708597A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-09-13 | 2003-03-15 | 2003-09-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-09-13 | 2007-03-15 | 2007-09-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-09-13 | 2011-03-15 | 2011-09-14 | $7700.00 | Window Closed / Lapsed |